#### **Features**

- Fast Read Access Time 70 ns
- 5-Volt-Only Reprogramming
- Sector Program Operation Single Cycle Reprogram (Erase and Program) 1024 Sectors (128 bytes/sector) Internal Address and Data Latches for 128-Bytes
- Two 8 KB Boot Blocks with Lockout
- Internal Program Control and Timer
- Hardware and Software Data Protection
- Fast Sector Program Cycle Time 10 ms
- DATA Polling for End of Program Detection
- Low Power Dissipation
   50 mA Active Current
   100 μA CMOS Standby Current
- Typical Endurance > 10,000 Cycles
- Single 5V ±10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- Commercial and Industrial Temperature Ranges


#### Description


The AT29C010A is a 5-volt-only in-system Flash programmable and erasable read only memory (PEROM). Its 1 megabit of memory is organized as 131,072 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 70 ns with power dissipation of just 275 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 100  $\mu$ A. The device endurance is such that any sector can typically be written to in excess of 10,000 times.

To allow for simple in-system reprogrammability, the AT29C010A does not require high input voltages for programming. Five-volt-only commands determine the opera-

## **Pin Configurations**

Pin Name	Function
A0 - A16	Addresses
CE	Chip Enable
OE	Output Enable
WE	Write Enable
I/O0 - I/O7	Data Inputs/Outputs
NC	No Connect





1 Megabit (128K x 8) 5-volt Only CMOS Flash Memory


0394B



### **Description** (Continued)

tion of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29C010A is performed on a sector basis; 128-bytes of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 128bytes of data are internally latched, freeing the address **Block Diagram**  and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by DATA polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.



#### **Device Operation**

**READ:** The <u>AT29C010A</u> is <u>accessed</u> like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The <u>outputs</u> are put in the high impedance state whenever CE or OE is high. This dualline control gives designers flexibility in preventing bus contention.

**BYTE LOAD:** Byte loads are used to enter the 128bytes of a sector to be programmed or the software codes for data protection. A byte load is performed by applying a low pulse on the <u>WE</u> or <u>CE</u> input with <u>CE</u> or <u>WE</u> low (respectively) and <u>OE</u> high. The address is latched on the falling edge of <u>CE</u> or <u>WE</u>, whichever occurs last. The data is latched by the first rising edge of <u>CE</u> or <u>WE</u>.

**PROGRAM:** The device is reprogrammed on a sector basis. If a byte of data within a sector is to be changed, data for the entire sector must be loaded into the device. The data in any byte that is not loaded during the programming of its sector will be indeterminate. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on  $\overline{WE}$  (or  $\overline{CE}$ ) within 150 µs of the low to high transition of  $\overline{WE}$  (or  $\overline{CE}$ ) of the preceding byte. If a high to low transition is not detected within 150 µs of the last low to high transition, the load period will end and the internal programming period will start. A7 to A16 specify the sector address. The sector address must be valid during each high to low transition of WE (or CE). A0 to A6 specify the byte address within the sector. The bytes may

be loaded in any order; sequential loading is not required. Once a programming operation has been initiated, and for the duration of  $t_{WC}$ , a read operation will effectively be a polling operation.

SOFTWARE DATA PROTECTION: A software controlled data protection feature is available on the AT29C010A. Once the software protection is enabled a software algorithm must be issued to the device before a program may be performed. The software protection feature may be enabled or disabled by the user; when shipped from Atmel, the software data protection feature is disabled. To enable the software data protection, a series of three program commands to specific addresses with specific data must be performed. After the software data protection is enabled the same three program commands must begin each program cycle in order for the programs to occur. All software program commands must obey the sector program timing specifications. Once set, the software data protection feature remains active unless its disable command is issued. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

Once set, software data protection will remain active unless the disable command sequence is issued.

After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of  $t_{WC}$ , a read operation will effectively be a polling operation.

(continued)

#### Device Operation (Continued)

After the software data protection's 3-byte command code is given, a byte load is performed by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE. The 128-bytes of data must be loaded into each sector by the same procedure as outlined in the program section under device operation.

**HARDWARE DATA PROTECTION:** Hardware features protect against inadvertent programs to the AT29C010A in the following ways: (a) V<sub>CC</sub> sense— if V<sub>CC</sub> is below 3.8V (typical), the program function is inhibited. (b) V<sub>CC</sub> power on delay— once V<sub>CC</sub> has reached the V<sub>CC</sub> sense level, the device will automatically time out 5 ms (typical) before programming. (c) Program inhibit— holding any one of OE low, CE high or WE high inhibits program cycles. (d) Noise filter— pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle.

**PRODUCT IDENTIFICATION:** The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

**DATA POLLING:** The AT29C010A features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will

## Absolute Maximum Ratings\*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to $V_{CC}$ + 0.6V
Voltage on $\overline{\text{OE}}$ with Respect to Ground0.6V to +13.5V

result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true <u>data</u> is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

**TOGGLE BIT:** In addition to DATA polling the AT29C010A provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

**OPTIONAL CHIP ERASE MODE:** The entire device can be erased by using a 6-byte software code. Please see Software Chip Erase application note for details.

**BOOT BLOCK PROGRAMMING LOCKOUT:** The AT29C010A has two designated memory blocks that have a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. Each of these blocks consists of 8K bytes; the programming lockout feature can be set independently for either block. While the lockout feature does not have to be activated, it can be activated for either or both blocks.

These two 8K memory sections are referred to as *boot blocks*. Secure code which will bring up a system can be contained in a boot block. The AT29C010A blocks are located in the first 8K bytes of memory and the last 8K bytes of memory. The boot block programming lockout feature can therefore support systems that boot from the lower addresses of memory or the higher addresses. Once the programming lockout feature has been activated, the data in that block can no longer be erased or programmed; data in other memory locations can still be changed through the regular programming methods. To activate the lockout feature, a series of seven program commands to specific addresses with specific data must be performed. Please see Boot Block Lockout Feature Enable Algorithm.

If the boot block lockout feature has been activated on either block, the chip erase function will be disabled.

(continued)

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





## Device Operation (Continued)

**BOOT BLOCK LOCKOUT DETECTION:** A software method is available to determine whether programming of either boot block section is locked out. See Software Product Identification Entry and Exit sections. When the device is in the software product identification mode, a read from location 00002 will show if programming the lower address boot block is locked out while reading location FFFF2 will

do so for the upper boot block. If the data is FE, the corresponding block can be programmed; if the data is FF, the program lockout feature has been activated and the corresponding block cannot be programmed. The software product identification exit mode should be used to return to standard operation.

#### **DC and AC Operating Range**

		AT29C010A-70	AT29C010A-90	AT29C010A-12	AT29C010A-15
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.		-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
V <sub>CC</sub> Power Supply		5V ± 5%	$5V \pm 10\%$	5V ± 10%	5V ± 10%

#### **Operating Modes**

Mode	CE	OE	WE	Ai	I/O
Read	VIL	VIL	VIH	Ai	Dout
Program <sup>(2)</sup>	VIL	VIH	VIL	Ai	D <sub>IN</sub>
5V Chip Erase	VIL	VIH	VIL	Ai	
Standby/Write Inhibit	VIH	X <sup>(1)</sup>	Х	Х	High Z
Program Inhibit	Х	Х	VIH		
Program Inhibit	Х	VIL	Х		
Output Disable	Х	VIH	Х		High Z
Product Identification					
Hardware	M.	Ma	<b>M</b>	A1 - A16 = $V_{IL}$ , A9 = $V_{H}$ , <sup>(3)</sup> A0 = $V_{IL}$	Manufacturer Code (4)
Haruware	VIL	VIL	VIH	A1 - A16 = $V_{IL}$ , A9 = $V_{H}$ , <sup>(3)</sup> A0 = $V_{IH}$	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				$A0 = V_{IL}$	Manufacturer Code (4)
Sulwale				$A0 = V_{IH}$	Device Code (4)

Notes: 1. X can be  $V_{\text{IL}} \text{ or } V_{\text{IH}}.$ 

- 2. Refer to AC Programming Waveforms.
- 4. Manufacturer Code: 1F, Device Code: D5

5. See details under Software Product Identification Entry/Exit.

#### **DC Characteristics**


3.  $V_{H} = 12.0V \pm 0.5V$ .

Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC}$			10	μA
Ilo	Output Leakage Current	$V_{I/O} = 0V$ to $V_{CC}$			10	μA
lon	Vec Standby Current CMOS	$\overline{CE} = V_{CC} - 0.3V$ to $V_{CC}$	Com.		100	μA
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current CMOS	$\mathbf{CE} = \mathbf{VCC} \cdot \mathbf{0.3V} \ 10 \ \mathbf{VCC}$	Ind.		300	μA
ISB2	V <sub>CC</sub> Standby Current TTL	$\overline{CE}$ = 2.0V to V <sub>CC</sub>			3	mA
lcc	V <sub>CC</sub> Active Current	f = 5 MHz; Iout = 0 mA			50	mA
VIL	Input Low Voltage				0.8	V
VIH	Input High Voltage			2.0		V
V <sub>OL</sub>	Output Low Voltage	l <sub>OL</sub> = 2.1 mA			.45	V
V <sub>OH1</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA		2.4		V
V <sub>OH2</sub>	Output High Voltage CMOS	$I_{OH} = -100 \ \mu A; V_{CC} = 4.5 V$		4.2		V

#### **AC Read Characteristics**


		AT29C010A-70 AT29C010A-90		AT29C010A-12		AT29C010A-15				
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
tACC	Address to Output Delay		70		90		120		150	ns
t <sub>CE</sub> <sup>(1)</sup>	CE to Output Delay		70		90		120		150	ns
toe (2)	OE to Output Delay	0	35	0	40	0	50	0	70	ns
t <sub>DF</sub> <sup>(3, 4)</sup>	CE or OE to Output Float	0	25	0	25	0	30	0	40	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		0		ns

## AC Read Waveforms <sup>(1, 2, 3, 4)</sup>



- Notes: 1. CE may be delayed up to t<sub>ACC</sub> t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub>.
  - 2.  $\overline{OE}$  may be delayed up to  $t_{CE}$   $t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{CE}$  or by  $t_{ACC}$   $t_{OE}$  after an address change without impact on  $t_{ACC}$ .


#### Input Test Waveforms and Measurement Level



# 3. t<sub>DF</sub> is specified from $\overline{OE}$ or $\overline{CE}$ whichever occurs first (C<sub>L</sub> = 5 pF).

4. This parameter is characterized and is not 100% tested.

#### **Output Test Load**



## 90/120/150 ns 5.0V 1.8K OUTPUT PIN 1.3K 100 pF

#### **Pin Capacitance** $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
CIN	4	6	pF	$V_{IN} = 0V$
Соит	8	12	pF	$V_{OUT} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.







## **AC Byte Load Characteristics**

Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0		ns
tан	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width ( $\overline{WE}$ or $\overline{CE}$ )	90		ns
tDS	Data Set-up Time	35		ns
tdн, toeн	Data, OE Hold Time	0		ns
twph	Write Pulse Width High	100		ns

## AC Byte Load Waveforms

WE Controlled






Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		10	ms
tas	Address Set-up Time	0		ns
t <sub>АН</sub>	Address Hold Time	50		ns
tos	Data Set-up Time	35		ns
tDH	Data Hold Time	0		ns
twp	Write Pulse Width	90		ns
tBLC	Byte Load Cycle Time		150	μs
twpн	Write Pulse Width High	100		ns

#### **Program Cycle Characteristics**

## **Program Cycle Waveforms** <sup>(1, 2, 3)</sup>




Notes: 1. A7 through A16 must specify the sector address during each high to low transition of WE (or CE).
2. OE must be high when WE and CE are both low.

3. All bytes that are not loaded within the sector being programmed will be indeterminate.






#### Software Data Protection Enable Algorithm <sup>(1)</sup>




Notes for software program code:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. Data Protect state will be activated at end of program cycle.
- 3. Data Protect state will be deactivated at end of program period.
- 4. 128-bytes of data **MUST BE** loaded.

#### Software Data Protection Disable Algorithm <sup>(1)</sup>



## Software Protected Program Cycle Waveform <sup>(1, 2, 3)</sup>



- Notes: 1. A7 through A16 must specify the sector address during each high to low transition of  $\overline{WE}$  (or  $\overline{CE}$ ) after the software code has been entered.
- 2.  $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.

3. All bytes that are not loaded within the sector being programmed will be indeterminate.


## **Data Polling Characteristics** <sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
tоен	OE Hold Time	10			ns
tOE	OE to Output Delay <sup>(2)</sup>				ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

#### Data Polling Waveforms




## **Toggle Bit Characteristics** <sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Units
tDH	Data Hold Time	10			ns
tоен	OE Hold Time	10			ns
toe	OE to Output Delay <sup>(2)</sup>				ns
toehp	OE High Pulse	150			ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested. 2. See t<sub>OE</sub> spec in AC Read Characteristics.


## Toggle Bit Waveforms (1, 2, 3)




- Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit.
  - 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.
- AMEL



# Software Product Identification Entry (1)




# Software Product Identification Exit



Notes for software product identification:


- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. A1 A16 =  $V_{IL}$ . Manufacture Code is read for A0 =  $V_{IL}$ ; Device Code is read for A0 =  $V_{IH}$ .
- 3. The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- 5. Manufacturer Code: 1F Device Code: D5


#### Boot Block Lockout Feature Enable Algorithm <sup>(1)</sup>




Notes for boot block lockout feature enable:


- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- 2. Lockout feature set on lower address boot block.
- 3. Lockout feature set on higher address boot block.











tacc	lcc	(mA)	Ondersing a Orada	Deskarra	
(ns)	Active Standby Ordering Code		Ordering Code	Package	Operation Range
70	50	0.1	AT29C010A-70JC AT29C010A-70PC AT29C010A-70TC	32J 32P6 32T	Commercial (0° to 70°C)
90	50	0.1	AT29C010A-90JC AT29C010A-90PC AT29C010A-90TC	32J 32P6 32T	Commercial (0° to 70°C)
	50	0.3	AT29C010A-90JI AT29C010A-90PI AT29C010A-90TI	32J 32P6 32T	Industrial (-40° to 85°C)
120	50	0.1	AT29C010A-12JC AT29C010A-12PC AT29C010A-12TC	32J 32P6 32T	Commercial (0° to 70°C)
	50	0.3	AT29C010A-12JI AT29C010A-12PI AT29C010A-12TI	32J 32P6 32T	Industrial (-40° to 85°C)
150	50	0.1	AT29C010A-15JC AT29C010A-15PC AT29C010A-15TC	32J 32P6 32T	Commercial (0° to 70°C)
	50	0.3	AT29C010A-15JI AT29C010A-15PI AT29C010A-15TI	32J 32P6 32T	Industrial (-40° to 85°C)

Package Type	
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)
32T	32 Lead, Thin Small Outline Package (TSOP)