CMOS 4-BIT MICROCONTROLLER

TMP47C434AN,TMP47C634AN TMP47C434AF, TMP47C634AF

The 47C434A/634A are based on the TLCS-470 CMOS series. The 47C434A/634A have on-screen display circuit to display characters and marks which indicate channel or time on TV screen, A/D converter (comparator) input, and D/A converter output such as TV.

PART No.	ROM	RAM	PACKAGE
TMP47C434AN	4006 v 0 hi+	256 v. 4 hi+	SDIP42-P-600-1.78
TMP47C434AF	4096 × 8-bit	256 × 4-bit	QFP44-P-1414-0.80D
TMP47C634AN	C1440 bit	304 4 bis	SDIP42-P-600-1.78
TMP47C634AF	6144 × 8-bit	384 × 4-bit	QFP44-P-1414-0.80D

FEATURES

◆4-bit single chip microcomputer

lacktriangleInstruction execution time : 1.9 μ s (at 4.2 MHz)

◆92 basic instructions

◆Table look-up instructions

◆Subroutine nesting: 15 levels max.

◆6 interrupt sources (External : 2, Internal : 4)
All sources have independent latches each, and multiple interrupt control is available

♦I/O port (30 pins)

Input 2 ports 5 pins
 I/O 7 ports 25 pins

◆Interval Timer

◆Two 12-bit Timer / Counters

Timer, event counter, and pulse width measurement mode

◆Watchdog timer

◆Serial Interface with 8-bit buffer

• Simultaneous transmission and reception capability

• External / internal clock, leading/trailing edge shift, 4/8-bit

♦On-screen display circuit

Character patterns : 48 characters
 Characters displayed : 16 columns × 2 lines

• Composition: 8 x 8 dots (smoothing function)

• Size of character: 2 kinds (line by line)

Color of character: 7 kinds (character by character)
 Variable display position: horizontal / vertical 64 steps

◆D/A converter (Pulse width modulation) outputs

14-bit resolution 1 channel

• 6-bit resolution 4 channels

◆3-bit A/D converter (Comparator) input

Auto frequency control signal (S-shaped curve) detection

◆Horizontal synchronous signal is detected by timer / counter


◆Remote control signal preprocessing capability


◆High current outputs

LED direct drive capability (typ. 20mA x 4 bits)

◆HOLD function: Battery / Capacitor back-up

◆Real Time Emulator: BM47C834B





PIN FUNCTION

PIN NAME	Input/Output	F	UNCTIONS
K03 to K00	input	4-bit input port	
R43 (PWM3) to R41 (PWM1) R40 (PWM0)	I/O (output)	4-bit I/O port with latch. When used as input port or D/A converter outputs pins, the latch	6-bit D/A converter (PWM) output 14-bit D/A converter (PWM) output
R53 to R51	I/O	must be set to "1".	
R50 (PWM4)	I/O (output)		6-bit D/A converter (PWM) output
R63 to R60	I/O	4-bit I/O port with latch. When used as input port, the latch m	ust be set to "1".
R73 to R72	I/O	4-bit I/O port with latch.	
R71 (WTO)	I/O (output)	When used as input port, watchdog timer output pin, or A/D converter input pin, the latch must be set to	Watchdog timer output
R70 (CIN)	I/O (input)	"1".	3-bit A/D converter input
R83 (T1)			Timer / counter 1 external input
R82 (ĪNT1)		4-bit I/O port with latch. When used as input port, external	External interrupt 1 input
R81 (T2)	I/O (input)	interrupt input pin, or timer / counter external input pin, the	Timer / counter 2 external input
R80 (ĪNT2)	1	latch must be set to "1".	External interrupt 2 input
R92 (SCK)	1/0 (1/0)	3-bit I/O port with latch.	Serial clock I/O
R91 (SO)	I/O (output)	When used as input port or serial	Serial data output
R90 (SI)	I/O (input)	port, the latch must be set to "1".	Serial data input
G (RA1) R (RA0)	Output (I/O)	RGB output	2-bit I/O port with latch. When used as input port, the latch must be set to "1"
В	Output	·	
Y (BL)	Output (output)	Forcus signal output	Background branking control signal output
HD, VD	Input	Horizontal synchronous signal input,	Vertical synchronous signal input
OSC1, OSC2	input, output	Resonator connecting pin of on-scree	n display circuit
XIN, XOUT	input, outpit	Resonator connecting pin. For inputting external clock, XIN is us	ed and XOUT is opened.
RESET	input	Reset signal input	
HOLD (KEO)	input (input)	HOLD request/release signal input	Sense input
TEST	input	Test pin for out-going test. Be opened	d or fixed to low level.
VDD VSS	Power supply	+ 5 V 0 V (GND)	

OPERATIONAL DESCRIPTION

Concerning the 47C434A/634A the configuration and functions of hardware are described.

As the description has been provided with priority on those parts differing from the 47C660/860, the technical data sheets for the 47C660/860 shall all so be referred to.

1. SYSTEM CONFIGURATION

♦ INTERNAL CPU FUNCTION

They are the same as those of the 47C660/860 except program memory (ROM), data memory (RAM) and system clock controller.

- ◆ PERIPHERAL HARDWARE FUNCTION
 - ① Input / Output Ports
 - ② Interval Timer
 - 3 Timer / Counters (TC1, TC2)
 - Watchdot Timer
 - 5 Remote Control pulse detector
 - 6 On-screen display (OSD) control circuit
 - A/D converter (comparator) input
 - 8 D/A converter (Pulse Width Modulation) output

The description has been provide with priority on functions (①, ⑥, ⑦ and ⑧) added to and changed from 47C660/860.

2. INTERNAL CPU FUNCTION

2.1 Program Memory(ROM)

Programs are stored in address 0000 to 17FF_H of 47C634A and in address 0000 to 0FFF_H of 47C434A. By the ROM data reference instruction [LDH A,@DC + , LDL A,@DC] , the fixed data in address 1000_H to $17FF_H$ and 0000 to $0FFF_H$ can be loaded to the accumulator, respectively.





Figure 2-1. Program Memory

Note. With the 47C434A, permanent data are stored at addresses 0000 to 0FFF_H.

2.2 Data memory (RAM)

The 47C634A contains 256×4 bits data memory bank 0 (DMB0) and 128×4 bits data memory bank 1 (DMB1). The 47C434A contains 256×4 bits data memory (DMB0). The bank is controlled by DMB. It the 47C434A/634A, bank 0 is accessed regardless of DMB.



- (a) 47C434A RAM Configuration
- (b) 47C634A RAM Configuration

Figure 2-2. Data Memory (RAM)

2.3 Operation clock control

On the 47C434A/634A only single clock mode is available. The 47C434A/634A dose not have the external low-frequency resonator connection pins (XTIN, XTOUT). As single clock mode is automatically selected at the initilization, there is no necessary to set system clock control command register (OP16). After reset, 47C434A/634A is placed in the single-clock mode.

Only the normal 1 operating mode can be active. (Refer to fig.2-3)




Figure 2-3. Operation Mode Transition Diagram

3. PERIPHERAL HARDWARE FUNCTION

3.1 I/O ports

The 47C434A/634A have 9 I/O ports (30 pins) each as follows.

① K0 ; 4-bit input

② R4, R5; 4-bit input / output (shared with pulse width modulation output)

3 R6; 4-bit input / output

R7 ; 4-bit input / output (shared with comparator input and watchdog timer output)
 R8 ; 4-bit input / output (shared with external interrupt input and timer/counter input)

6 R9 : 3-bit input / output (shared with serial port)

⑦ RA; 2-bit input / output (shared with on-screen display output)


8 KE ; 1-bit sense input (shared with hold request / release signal input)

The description has been provide with priority on functions (② and ④) added to and changed from 47C660/860, and it describes port of ⑦, which item of on-screen display circuit.

Table 3-1 lists the ports address assignments and the I/O instruction that can access the ports.

(1) Port R4 (R43-R40)

This is a 4-bit I/O port with latch. It is a port common to D/A converter(PWM) output port. R4 port output buffers are Tri-state, and each bit of them can be controlled independently by the program. Controlling the Tri-state is performed by the command register accessed as port address OP00. When some bit of the OP00 is 0, the corresponding bit of the output buffers becomes high impedance state. The output latch should be set to "1" when the port is used as PWM output port, the PWM output should be to "H" level(PWM data is all "0") when the port is used as R 4 port. The output buffers should be set to high impedance state, when the port is used as input port. And the R4 output latch be set to "1", PWM output be set to "High" level, and the output buffer be set to High-Inpedance state during reset.



4-34-6

(2) Port R5 (R53 to R50)

The 4-bit I/O port with latch. The only R50 pin share D/A converter (PWM) output. The port output buffers are tri-state, and each bit of them can be controlled independently by the program. Controlling the tri-state is performed by the command register accessed as port address OP13.

Example: LD A,#1111 $_{\rm B}$; OP13 \leftarrow 1111 $_{\rm B}$

OUT A,%OP13

OUT #05H,%0P05 ; R5 port←5_H

R5 Port (Port Address OP05 / IP05)




Figure 3-2. Port R5

(3) Port R7 (R73 to R70)

The 4-bit I/O port with latch. When used as an input port, the latch should be set to "1". The latch is initialized to "1" during reset. R72, R73 pins is I/O port usually.

Pin R70 (CIN) is shared with the digital input usual and the A/D converter (comparator) input for Auto Frequency Control signal detection. CIN input is comparator input and setting of 3-bit D/A convert for reference voltage are performed by the comand register. Pin R71 (WTO) is shared with the watchdog timer output. R70, R71 pins latch is initialized to "1" during reset, and they are able to use I/O port usually.




Figure 3-3. Port R7

Port		Port			//	I/O instruction		·	
address (**)	Input (IP**)	Output(OP**)	IN %p, A IN %p, @HL	ОUT A, %р ОUT @HL,%р	OUT #k, %p	OUTB@HL	SET %p, b CLR %p, b	TEST %p,b TESTP %p,b	SET @L CLR @L TEST @L
H00	K0 input port	Tri – state(R4 port)control	0	0	0	. !	_	0	ı
10			I	I	ı	ı	I	I	I
02		1	ı	ı	ı	ı	ı	I	ı
03			ı	I	I	ı	I	I	ı
04		R4 output port	0	0	0	ı	0	0	0
02	R5 input port	R5 output port	0	0	0	ı	0	0	0
90		R6 output port	0	0	0	ı	0	0	0
20	R7 input port	R7 output port	0	0	0	ı	0	0	0
8 0	R8 input port	R8 output port	0	0	0	ı	0	0	ı
60	R9 input port	R9 output port	0	0	0	ı	0	0	ı
8	RA input port	RA output port	0	0	0	ı	0	0	ı
90			ı	I	ı	ı	ı	I	I
S		OSD command selector	ı	0	0	ı	ı	I	ı
5	Remote control count value	Remote control offset valve		C		!	I	ı	ļ
3	register	register)))	ı	l	l	l
0E	status input (Note 2)	Remote control single	0	0	0	ı	I	0	I
JO.	Serial receive buffer	Serial transmit buffer	0	0	0	ı	ı	I	I
10 _H	undefined	Hold operation mode	ı	0	1	1	ı	ı	. I
1	undefined		ı	I	ı	ı	ı	I	ı
12	undefined	A/D converter input control	ı	0	ı	ı	ı	I	ı
13	undefined	Tri – state (R5 port) control	I	0	ı	ı	ı	I	ı
14	undefined		I	l	ı	ı	ı	I	ı
15	undefined	Watchdog timer control	ı	0	ı	ı	ı	ı	ı
16	undefined		I	1	ı	ı	ſ	I	I
17	undefined	PWM buffer selector	I	0	ı	ı	ı	ı	ı
18	undefined	PWM data transfer buffer	ı	0	ı	ı	ı	ı	ı
19	undefined	Interval timer interrupt control	I	0	ı	ı	ı	ı	ı
4	undefined	OSD control	ı	0	ı	ı	ı	I	ı
18	undefined	1	I	ı	ı	ı	ı	I	ı
7	undefined	Timer/counter 1 control	I	0	ı	1	ı	ı	I
10	undefined	Timer/counter 2 control	ı	0	ı	ı	ı	I	I
# !	undefined	SIO control 1	I	0(ı	I	I	I	I
11	undetined	SIO control 2	1 3)	1	1.	I	I	I

Note 1: "——" means the reserved state. Unavailable for the user programs. Note 2: the status input of serial interface, clock generator, and \overline{HOLD} ($\overline{KE0}$) pin.

Table 3-1. Port Address Assignments and Available I/O Instructions

3.2 On-screen display (OSD) circuit

An on-screen display (OSD) circuit used to display characters and symbols in built into the TV screen. Amaximum of 32 characters, as 16 columns × 2 lines, out of 48 character patterns can be displayed at a time.

3.2.1 OSD Circuit Function

① Number of characters 48 kinds

Number of characters displayed
 Composition of a character
 A x 8 dots (with smoothing function)

Size of character
 2 kinds (selectable line by line)

© Color of character 7 kinds (selectable character by character)

6 Display position variable horizontal 64 steps, vertical 64 steps

3.2.2 OSD Circuit Configuration




Figure 3-4. OSD Circuit

3.2.3 OSD Circuit Control

The OSD circuit is controlled by the command selector (OP0C) and control register (OP1A). Table 3-2 shows the relationship between OP0C and OP1A. OP1A is multiplexed with the six output control registers which control the display start position, color of character and character size of character, and the two transfer control registers which transfer character data to the display memory.

The output control registers consist of 8 bits and all bits can be written by accessing OP1A two times. However, the second access is not required unless the second data are changed. The addressed "0 to 5" are assigned to the six output control registers. OP1A can be accessed by writing the address of the control register where data are to be changed to OP0C. The transfer control registers can be accessed by writing "6" or "7" to OP0C. The transfer control registers have a 12 – bit configuration and can access OP1A three times succession. The first access sets which column is displayed within one line 16 columns. The second and third accesses written 6 bit of character data.

The display memory has a 16-columns \times 9-bit \times 2 lines configuration with a one-to-one correspondence to the number of columns displayed on the screen. The display data consist of 6 character data bits and 3 color data bits for a total of 9 bits. When "6" is written to OPOC, line 1 is stored to the display memory, when "7" is written to OPOC, line 2 is stored. That is after accessing OPOC, the character data specified the second and third times are written to the display memory area specified in the first OP1A access together with the color data loaded to control register DCR50. Thus color can be specified for each character. After setting of all control registers is completed, the character data read from the character ROM(00 to 2F_H) are output to the R, G and B pins together with the color data by setting OPOC to "F".

Note: To write a data to the display memory by CPU is more prior than to read a data from the display memory by OSD circuit. Therefore, If a data is written to the display memory while display line is displayed, a character is not displayed correctly. Accordingly, when writing a data to the display memory, set OPOC to "OEH" in order to display off or write a data to the display memory while display lines are not displayed.


OSD command selector (OP0C)	OSD control register to be accessed through OP1A						
	Control for the h	orizontal s	tart positio	on of the fi	rst display	line	
		3	2	1	0		
0	DCR00	_	-	HS15	HS14	(1st access)	
	DCR01	HS13	HS12	HS11	HS10	(2st access)	
	Control for the v	ertical star	t position o	of the first	display line	?	
1		3	2	1	0	1	
'	DCR10	_	_	VS15	VS14	(1st access)	
	DCR11	VS13	VS12	VS11	VS10	(2st access)	
	Control for the horizontal start position of the second display line.						
,		3	2	1	0		
2	DCR20	_	_	HS25	HS24	(1st access)	
	DCR21	HS23	HS22	HS21	HS20	(2st access)	
	Control for the vertical start position of the second display line.						
,		3	2	1	0		
3	DCR30	_	-	VS25	VS24	(1st access)	
	DCR31	VS23	VS22	VS21	VS20	(2st access)	
	Control for the character sizes, smoothing switch and OSD output polarities						
		3	2	1	0		
4	DCR40	CS21	CS20	CS11	CS10	(1st access)	
	DCR41	ESMZ	BLIV	YIV	RGBIV	(2st access)	
	Control for the c	olor registe	er and OSD	output bu	ffers'tri-sta	ate'	
_		3	2	1	0		
5	DCR50	_	RDT	GDT	BDT	(1st access)	
	DCR51	EBF3	EBF2	EBF1	EBF0	(2st access)	
	display memory	write mod	e for the fi	rst display	ine(addres	s 00 to 0F)	
		3	2	1	0	i	
6		DMA3	DMA2	DMA1	DMA0	(1st access)	
		_	-	CRA5	CRA4	(2st access)	
		CRA3	CRA2	CRA1	CRA0	(3st access)	
	display memory	write mod	e for the se	cond displ	ay line(add	ress 10 to 1F)	
		3	2	1	0		
7		DMA3	DMA2	DMA1	DMA0	(1st access)	
		_	_	CRA5	CRA4	(2st access)	
		CRA3	CRA2	CRA1	CRA0	(3st access)	
E	display OFF						
F	display ON						


Table 3-2. OSD control commands and control registers


(1) Composition of character and smoothing function

Each character is compsited by 8 x 8 dots. Each dot corresponds to a bit in the character ROM. Figure 3-5. (a) shows an example Composition of a character.

Smoothing function is the function to make characters look smooth. In the time the smoothing function is enabled, additional dots are displayed in the middle of the place where two dots contact each other only at a corner. Controlling of the smoothing function is performed by ESMZ in the OSD control register DCR41. Figure 3-5. (b) shows an example of the smoothing function.







with smoothing

Figure 3-5. Composition of character and smoothing function

(2) Character size and color to display

Size of the characters displayed on screen is selectable line by line from 2 sizes. The size of the first and second display line is disignated by CS11 to CS10 and CS21 to CS20 in the OSD control register DCR40, respectively.

Table 3-3 shows the setting values and character sizes of DCR40.

Table 3-4 shows the display character sizes.

One out of seven colors can be selected for each character to be displayed and are determined by RDT, GDT, and BDT of DCR50. The color data are written to the display memory automatically at the same time as character data are written

Character size	seco displa	ond ay line		rst ny line
(DCR40)	CS21	CS20	CS11	CS10
small character	1	0	1	0
large character	0	1	0	1
display OFF	0	0	0	0

Table 3-3. Designation of character size

	small character	large character
dot size	2T _{HD} × 2T _{OSC}	4T _{HD} × 4T _{OSC}
character size	16T _{HD} × 16T _{OSC}	32T _{HD} × 32T _{OSC}

Note. The period of horizontal synchrorous signal

color data(DCR50) colors displayed on screen **RDT GDT** RDT 0 0 Blank Blue 0 0 1 0 0 Green Sian 0 1 1 Red n 0 Mazenda 0 Yellow 1 1 White

Note. Color to display: RGB pin uses Red, Green, Blue such as.

select of color to display

Tosc : the period of OSD clock oscillation

Table 3-4. character size.

(3) Display start position

Display start position of each display line on screen can be shifted by software.

The vertical and horizontal display starting position for the first line is determined by HS10 to 15 and VS10 to 15 of DCR00 to 11.

Table 3-5.

The vertical and horizontal display starting position for the second line is determined by HS20 to 25 and VS20 to 25 of DCR20 to 31. Each has a resolution of 64 steps.

The control register and display line on screen are shown in Table 3-6.




Figure 3-6. TV screen image

SYMBOL	CONTENTS
HS10 to HS15	horizontal start position of the first display line HS1 = $((32 \times HS15 + 16 \times HS14 + 8 \times HS13 + 4 \times HS12 + 2 \times HS11 + HS10) \times 4 + X)$ T _{OSC}
VS10 to VS15	vertical start position of the first display line $VS1 = (32 \times VS15 + 16 \times VS14 + 8 \times VS13 + 4 \times VS12 + 2 \times VS11 + VS10) \times 4T_{HD}$
HS20 to HS25	horizontal start position of the second display line $HS2 = ((32 \times HS25 + 16 \times HS24 + 8 \times HS23 + 4 \times HS22 + 2 \times HS21 + HS20) \times 4 + X) T_{OSC}$
VS20 to VS25	vertical start position of the second display line $VS2 = (32 \times VS25 + 16 \times VS24 + 8 \times VS23 + 4 \times VS22 + 2 \times VS21 + VS20) \times 4T_{HD}$

Note. X: X is 17 when small character. X is 34 when large character.

Table 3-6. Display start position

Note: The vertical display positions of lines 1 and 2 can be specified independently but, to prevent overlapping of the two lines on the display, the value for the vertical display position of line 2 must satisfy ($VS2 > VS1 + CS11 \times 16T_{HD} + CS10 \times 32T_{HD}$).

3.2.4 Y/BL signal

The Y signal (the logical or output of the R, G and B signals) makes the display clearer by deleting the background only where characters are displayed. The BL signal deletes the entire background for one character (8×8 dots) and is output for all data except that at address $2F_H$ in the character ROM.

The Y/BL pin is used for both Y signal and BL signal output. Which of the two signals is to be output is determined by the upper 2 bits of OPOA. The dotted lines in Figure 3-7 show the Y/BL signal output being scanned.




Figure 3-7. Example of Y and BL signal output

3.2.5 Control of OSD outputs buffer

The OSD outputs for Y,BL and RGB use tri – state output buffers for which the respective polarities can be inverted. Polarity is controlled by DRC41 and tri – state is controlled by DRC51. Bit 3 of DRC41 is used for controlling the smoothing function.

register	bit	symbol	output name	data "0"	data "1"
	3	ESMZ		smoozing OFF	smoozing ON
DRC41	2	BLIV	BL	active High	active Low
DRC41	1	YIV	Υ	active High	active Low
	0	RGBIV	RGB	active High	active Low
	3	EBF3	Y/BL	output buffer OFF	output buffer ON
DRC51	2	EBF2	В	output buffer OFF	output buffer ON
ולטאל	1	EBF1	G	output buffer OFF	output buffer ON
	0	EBF0	R	output buffer OFF	output buffer ON

Table 3-7. Control of OSD output

3.2.6 RA Port Function

R signal output and G signal output ports are also used as I/O ports. When not used for color signals, use is possible as normal I/O ports. RA port and Y/BL selection is performed by OPOA. Also, the upper 2 bits of IPOA are used to input the OSD display status.




Figure 3-8. Port RA

3.2.7 Character ROM (Standard characters)

Figure 3-9 shows the standard pattern characters and symbols available as character data. Character patterns can also be set by the user.




Figure 3-9. Character ROM address and character pattern

Note: Since character data "2FH" is used as blank data, the character font for this character data can not be change. Set "0" in the data of character data "2FH".

3.3 3-bit A/D converter (Comparator) input

Comparator input consists of a comparator and a 3-bit D/A comvertor. AFC input voltage can be detected in 8 steps by sensing bit 0 of IP07 while cahnging the reference voltage (D/A convertor output voltage) with the command register (OP12).

R70 pin is also used for comparator input. Bit 3 is used to set R70 pin for ordinary digital input.

The comparator is disabled and bit 3 is set to "0" during reset. The latch should be set to "1" when R70 pin is used for comparator input and digital input.

3.3.1 Circuit Configuration




Figure 3-10. Comparator input circuit

3.3.2 Control of Comparator Input

The reference voltage of the comparator is set using the lower 3 bits of the command register. Table 3-8 shows the reference voltage when $V_{DD} = 5 \text{ V}$.

Comparator input control command registor (Port address OP12)




Figure 3-11. Control Command Registor

OP12 2 1 0	reference voltage [V]
0 0 0	0.62
0 0 1	1.25
0 1 0	1.87
0 1 1	2.50
1 0 0	3.12
1 0 1	3.75
1 1 0	4.37
1 1 1	5.00

Table 3-8. Reference Voltage

3.4 D/A converter (PWM) output

The 47C434A/634A have five channels built-in D/A converter (Pulse width Modulation) outputs. PWM output can easily be obtained by connecting an external low pass filter.

PWM outputs data are multiplex to the R4 port and R50 pin. When the R4 (PWM) port and R50 pin are used for PWM output, the corresponding bits of R4, R50 output latch should be set to "1". The R4, R5 output latch is initialized to "1" during reset.

PWM output is controlled by the buffer selector (OP17) and the data transfer buffer (OP18). PWM data written to the data transfer buffer can be sent to the PWM data latch by writing "C_H" to the buffer selector, and PWM output PWM output. PWM data transferred to the PWM data latch remain intact until overwritten. Resetting and holding clear the buffer selector, data transfer buffer and PWM data latch to "0" (PWM output is "H" level).

3.4.1 Configuration of Pulse Width Modulation circuit

Configuration of pulse width modulation circuit shown in Figure 3-13.

3.4.2 Output waveform of PWM circuit

(1) PWM0 output

 $\overline{PWM0}$ is a PWM output controlled by 14 bits data. The basic period of the $\overline{PWM0}$ is $T_M = 2^{15}/fc$. The higher 8 bits of 14 bits data are used to control the pulse width of the pulse output with the period of $T_S = T_M/64$, which is the sub - period of the $\overline{PWM0}$. When the 8 bits data are decimal n ($0 \le n \le 255$), this pulse width becomes $n \times t_0$, where $t_0 = 2/fc$.

The lower 6 bits of 14 bits data are used to control the generation of an additional t_0 wide pulse in each T_S period. When the 6 bits data are decimal m (0 \leq m \leq 63), the additional pulse is generated in each of m periods out of 64 periods contained in a T_M period. The relationship between the 6 bits data and the position of T_S period where the additional pulse is generated is shown in Table 3-9.

(2) PWM1 to PWM4 output

Each of $\overline{PWM1}$ to $\overline{PWM4}$ is a PWM output controlled by 6 bits data. The period of them is $T_M = 2^7/fc$. When the 6 bits data are decimal k (0 < k < 63), the pulse width becomes k × t_0 . The waveform is also illustrated in Figure 3-12.




Figure 3-12. PWM Output Waveform (It is shown to the additional pulse T_{S (1)} and T_{S (63)} of the PWMO)




Figure 3-13. Pulse Width Modulation Circuit

Bit position of 6 vits data	Relative position of T_S where the output pulse is generated (No. i of $T_{S(i)}$ is listed)
bit0	32
bit1	16, 48
bit2	8, 24, 40, 56
bit3	4, 12, 20, 28, 36, 44, 52, 60
bit4	2, 6, 10, 14, 18, 22, 26, 30,, 58, 62
bit5	1, 3, 5, 7, 9, 11, 13, 15, 17,, 59, 61, 63

Note. When the corresponding bit is "1", it is output.

Table 3-9. Correspondence between 6 bits data and the additional pulse generated T₅ periods

3.4.3 Control of PWM circuit (Data transfer)

PWM output is controlled by writing output data to a data transfer buffer (OP18). For writing, the output data are divided using the buffer selector (OP17). Buffer numbers are assigned to the data transfer buffers for these divided data, after which the data are written as shown in Table 3-10.

- ① The number of the transfer buffer to which the data are to be written is written to the buffer selector (OP17).
- ② The corresponding PWM data are written to the selected buffer (OP18).
- 3 Operations 1 and 2 are repeated, continuously writing data to the transfer buffer.
- ④ When all of the output data have been written. "CH" is written to the buffer selector.

While the output data are being writen to the transfer buffer, the previously written data are being output. For $\overline{PWM0}$ output, switching to \overline{PWM} output occurs at a maximum of 2^{15} /fc [s] (at 4 MHz, 8192fs) after "CH" is written to the buffer selector. For $\overline{PWM1}$ through $\overline{PWM4}$ output data switching, this requires 2^9 /fc [s] (at 4 MHz, 128 μ s).


Buffer Number (OP17)	Correspondence to (OP18)	Mode	PWM Output	
0	Bit of PWM4 transfer buffer	3 to 0	Write	Preceding data
1	Bit of PWM4 transfer buffer	5 to 4	Write	Preceding data
2	Bit of PWM0 transfer buffer	9 to 6	Write	Preceding data
3	Bit of PWM0 transfer buffer	13 to 10	Write	Preceding data
4	Bit of PWM0 transfer buffer	3 to 0	Write	Preceding data
5	Bit of PWM0 transfer buffer	5 to 4	Write	Preceding data
6	Bit of PWM1 transfer buffer	3 to 0	Write	Preceding data
7	Bit of PWM1 transfer buffer	5 to 4	Write	Preceding data
8	Bit of PWM2 transfer buffer	3 to 0	Write	Preceding data
9	Bit of PWM2 transfer buffer	5 to 4	Write	Preceding data
Α	Bit of PWM3 transfer buffer	3 to 0	Write	Preceding data
В	Bit of PWM3 transfer buffer	5 to 4	Write	Preceding data
С	None		Transfer	Present data


Table 3-10. The bit and Buffer number of data transfer Buffer

Notice of ROM code release for masked products

When releasing ROM code for mask products, please take notice as follows,

- (1) The area of program and program / fixed data
 - Fill the data "FFH" at all addresses of unused area.
- (2) The area of display data table
 - Load the data of display data table at the address 2000_H to 217F_H.
 - Fill the data 'FFH' at all addresses of unused characters.
- (3) The area between the end of program / fixed data and the begin of display data table
 - Fill the data "FFH" at all addresses.





INPUT / OUTPUT CIRCUITRY

(1) Control pins

Input / output circuitries of the 47C434A/634A control pins are shown below.

CONTROL PIN	I/O	CIRCUITRY	REMARKS
XIN XOUT	Input Output	OSC. enable W R _f R ₀	Resonator connecting pins $R = 1 \text{ k}\Omega \text{ (typ.)}$ $R_f = 1.5 \text{ M}\Omega \text{ (typ.)}$ $R_O = 2 \text{ k}\Omega \text{ (typ.)}$
RESET	Input	R _{IN} R	Hysteresis input Contained pull-up resistor R_{IN} = 220 $k\Omega$ (typ.) R = 1 $k\Omega$ (typ.)
HOLD (KEO)	Input (Input)		Hysteresis input $ (\text{Sense input}) $ $ R = 1 \text{ k}\Omega \text{ (typ.)} $
TEST	Input	R _{IN}	Contained pull-down resistor $R_{\text{IN}} = 70 \text{ k}\Omega \text{ (typ.)}$ $R = 1 \text{ k}\Omega \text{ (typ.)}$
OSC1 OSC2	Input Output	OSC. enable R R R OSC1 OSC2	Oscilation terminals for OSD $R = 1 k\Omega \text{ (typ.)}$ $R_{1} = 1.5 \text{ M}\Omega \text{ (typ.)}$ $R_{0} = 2 k\Omega \text{ (typ.)}$
HD VD	Input		Synchronous signal input Hysteresis input $R=1\ k\Omega\ \ \mbox{(typ.)}$

(2) I/O ports

The input / output circuitries of the 47C434A/634A I/O ports are shown below, any one of the circuitries (PB, PC, PF, PU) can be chosen by a code as a mask option.

PORT	1/0	INPUT/OUTPUT CIR	REMARKS	
		PB	PC, PF, PU	-
К0	Input	R _{IN} R	R _{IN}	Pull-up or pull-down resistor $R_{\text{IN}} = 70 \text{ k}\Omega \text{ (typ.)}$ R = 1 k Ω (typ.)
R4 R50	I/O	PB, PC	PF, PU	Tri-state or Sink open drain Initial "Hi-Z" $R=1~k\Omega$ (typ.)
R51 R52 R53	I/O	DISABLE	VDD R	Tri-state Initial "Hi-Z" $R=1~k\Omega~({\rm typ.})$
R6 R8 R9	I/O	R6	R8, R9	Sink open drain Initial "Hi-Z" Hysteresis input (R8, R9) $R = 1 \text{ k}\Omega \text{ (typ.)}$
R7	I/O	R70 Initial "Hi-Z" R V _{REF}	R71~R73 Initial "High"	Sink open drain and push-pull Comparator input (R70 pin) R = 1 k\Omega (typ.)
R (RA0) G (RA1)	I/O	PB, PC, PF	PU PU	Tri-state Initial "Hi-Z" $R = 1 \text{ k}\Omega$ (typ.)
B Y (BL)	Output	OSD status b a	OSD status b a	R, G: Side a B, Y: Side b

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS $(V_{SS} = 0 V)$

PARAMETER	SYMBOL	PINS	RATING	UNIT	
Supply Voltage	V_{DD}		- 0.3 to 7	٧	
Input Voltage	V _{IN}		- 0.3 to V _{DD} + 0.3	٧	
Output Voltage	V _{OUT1}	Except sink open drain pin	- 0.3 to V _{DD} + 0.3	v	
Output Voltage	V _{OUT2}	Sink open drain pin except R7 port	- 0.3 to 10	v	
Output Compat (Page 1 min)	I _{OUT1}	R6 port	30	4	
Output Current (Per 1 pin)	I _{OUT2}	R7, R8, R9 port	3.2	mA	
Output Current (Total)	Σ I _{OUT1}	R6 prot	60	mA	
Power Dissipation	PD		600	mW	
Soldering Temperature (time)	T _{sld}		260 (10 s)	°C	
Storage Temperature	T _{stg}		– 55 to 125	°C	
Operating Temperature	T _{opr}		- 30 to 70	°C	

RECOMMENDED OPERATING CONDITIONS

 $(V_{SS} = 0 \text{ V}, T_{opr} = -30 \text{ to } 70 \text{ °C})$

PARAMETER	SYMBOL	PINS	CONDITION	Min.	Max.	UNIT	
Supply Voltage	Ī.,		in the Normal mode	2.7			
Supply Voltage	V _{DD}		in the HOLD mode	2.0	6.0	V	
	V _{IH1}	Except Hysteresis Input		$V_{DD} \times 0.7$			
Input High Voltage	V _{IH2}	Hysteresis Input	V _{DD} ≧ 4.5 V	V _{DD} × 0.75	V _{DD}	V	
	V _{IH3}		V _{DD} <4.5 V	V _{DD} × 0.9			
	V _{IL1}	Except Hysteresis Input			V _{DD} × 0.3		
Input Low Voltage	V _{IL2}	Hysteresis Input	V _{DD} ≧4.5 V	0	V _{DD} × 0.25	\ \	
	V _{IL3}		V _{DD} <4.5 V		V _{DD} × 0.1		
	fc		$V_{DD} = 2.7 \text{ to } 6 \text{ V}$	1	4.2		
Clock Frequency	IC .		$V_{DD} = 4.5 \text{ to } 6 \text{ V}$	1	6.0	MHz	
	f _{OSD}			_	6.0		

Note. Input Voltage V_{IH3} , V_{IL3} : in the HOLD mode.

D.C. CHARACTERISTICS

 $(V_{SS} = 0V, Topr = -30 to 70^{\circ}C)$

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Тур.	Max.	UNIT
Hysteresis Voltage	V _{HS}	Hysteresis Input		_	0.7	_	V
Input Current	I _{IN1}	K0 port, TEST, RESET, HOLD R port (open drain)	V _{DD} = 5.5 V, V _{IN} = 5.5 V / 0 V	_	_	± 2	μΑ
	R _{IN1}	K0 port with pull-up/pull-down		30	70	150	
Input Resistance	R _{IN2} RESET			100	220	450	kΩ
Output leakage Current	I _{LO}	Tri-state R6, R8, R9 port (open drain)	V _{DD} = 5.5 V, V _{OUT} = 5.5 V	_	_	± 2	μA
Output High Voltage	V _{OH2}	R port (tri-state)	$V_{DD} = 4.5 \text{ V}, I_{OH} = -0.7 \text{ mA}$	4.1	_	_	٧
	V _{OL1} R7, R8, R9 port		V _{DD} = 4.5 V, I _{OL} = 1.6 mA				
Output Low Voltage	V _{OL2}	R port (tri-state)	$V_{DD} = 4.5 \text{ V}, I_{OL} = 0.7 \text{ mA}$	_	_	0.4	V
Output Low Current	I _{OL}	R6 port	$V_{DD} = 4.5 \text{ V}, V_{OL} = 1.0 \text{ V}$	_	20	_	mA
Supply Current (in the Normal mode)	I _{DD}		V _{DD} = 5.5 V, fc = 4 MHz	_	3	6	mA
Supply Current (in the HOLD mode)	I _{DDH}		V _{DD} = 5.5 V	_	0.5	10	μΑ

Note 1. Typ. values show those at $T_{opr} = 25 \,^{\circ}\text{C}$, $V_{DD} = 5 \,^{\circ}\text{V}$.

Note 2. Input Current I_{IN1}: The current through resistor is not included, when the pull-up

/pull-down resistor is contained.

Note 3. Supply Current : $V_{IN} = 5.3 \text{ V} / 0.2 \text{ V}$

The KO port is open when the pull-up / pull-down resistor is

contained.

The voltage applied to the R port is within the valid range V_{IL} or

 $V_{IH.}$

A/D CONVERTER CHARACTERISTICS

PARAMETER	SYMBOL	PINS	CONDITION	Min.	Тур.	Max.	UNIT
Analog input voltage	VAIN	CIN		V _{SS}	_	V _{DD}	V
A / D conversion error	-			1	-	± 1/4	LSB

TOSHIBA

A.C. CHARACTERISTICS


$$(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 6.0 \text{ V}, T_{opr} = -30 \text{ to } 70 ^{\circ}\text{C})$$


PARAMETER	SYMBOL	CONDITION	Min.	Тур.	Max.	UNIT
Instruction Cycle Time	t _{cy}		1.9	-	20	μs
High level Clock Pulse Width	t _{WCH}	For external clock operation	80			
Low level Clock Pulse Width	t _{WCL}	For external clock operation	80	_	_	ns
Shift data Hold Time	t _{SDH}		0.5 tcy – 300	-	-	ns

Note. Shift data Hold Time

External circuit for SCK pin and SO pin.

Serial port (Completion of transmission)





RECOMMENDED OSCILLATING CONDITIONS

 $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 6.0 \text{ V}, \text{ Topr} = -30 \text{ to } 70 ^{\circ}\text{C})$


(1) 4 MHz

Ceramic Resonator

CSA4.00MG (MURATA) $C_{XIN} = C_{XOUT} = 30 \text{ pF}$ KBR-4.00MS (KYOCERA) $C_{XIN} = C_{XOUT} = 30 \text{ pF}$ FCR4.0M5 (TDK) $C_{XIN} = C_{XOUT} = 33 \text{ pF}$

Crystal Oscillator

204B-6F 4.0000 (TOYOCOM) $C_{XIN} = C_{XOUT} = 20 \text{ pF}$




(2) 6 MHz (for DOS)


LC Resonator


TBEKSES-30361FBY (TOKO)


Note: An electrical shield by metal shield plate on the surface of the IC package should be recommendable in order to prevent the device from the high electric fieldstress applied from CRT (Cathode Ray Tube) for continuous reliable operation.





TYPICAL CHARACTERISTICS




















This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.