#### Internal Prescaler, PLL Synthesizer, and LCD driver Microcontroller

The uPD1719G is a 4-bit CMOS microcontroller with prescaler that can input up to 150 MHz, PLL synthesizer, and 1/2 duty, 1/2 bias LCD dirver.

The 4-bit CPU execute arithmetic operations (AD and SU), boolean operations (EXL), bit test (TMT), carry flag set reset instruction (STC), and timer function.

The 24 I/O ports are controlled by IN and OUT instructions. The serial I/O, 6 bit A/D converter, and clock generator port are controlled by special instructions.

The 16-bit IF counter can input FM/AM IF to detect a valid station during auto tuning.

#### Features:

. .

.

- 4-bit microcontroller for digital tunning
- 2. Two modulus prescaler : 150 MHz max.
- 3. Power supply 5 V +/- 10%
- 4. CMOS process
- 5. Power down mode (by CE terminal)
- 6. Program memory (ROM) 16-bit X 2040 steps
- Data memory (RAM) 4-bit X 256 word 7.
- 8. Instruction set: 93
- 9. Instruction cycle time: 33.3 us (4.5 MHz crystal)
- Arithmetic intructions (12 addition and 12 subtraction) 10.
- 11. Conditional instruction (AIS <- -> AIN)
- Data transfer within the same row 12.
- 13. Data transfer with the registers. (MVRD, MVRS)
- 14. 16 general purpose registers.
- 15. Stack level: 3 levels

- 16. LCD driver (1/2 duty, 1/2 bias, frame frequency: 100 Hz)
- User programmable PLA for LCD display pattern 17.
- Power down mode by stopping the clock. (CKSTP) 18.
- 8 I/O port (PA3 PA0 : individual pin can be selected 19. PC3 - PC0 : 4 bits can be selected either input or output
- 12 output ports (PB3 PB0, PD3 PD1, CGP, PL3 PL0 20. PL3 - PL0 share pins with LCD segment drivers)
- Internal serial interface (PA3/SCK: shift clock, 21. PA2/SI, serial in, PB0/SO: serial output)
- 6 bit A/D converter (Vref = VDD : conversion is executed in software by TADT and TADF instructions)
- Clock generator port (Signal Generator (SG): 180 KHz or 18 KHz are divided in 64 steps. Variable Duty Port (VDP): the duty of 2.69 RHz is changed in 64 steps)
- LCD segment driver and key matrix signal source share common ports.
- 25. Key input port (K3 - K0)
- 26. I/O instructions (IN and OUT)
- 27. Port status test (TPT and TPF)
- 28. External edge triggerd interrupt
- IF counter (Gate duration: 1 ms, 4 ms, 8 ms, infinity 29. Maximum input freq. : FMIF = 12 MHz, AMIF= 1 MHz)
- 30. 125 ms interval timer and timer F/F
- 31. Internal 5 ms 60 % duty clock
- 32. PLL lock status test (TUL)
- PLL dividing number loaded and the PLL method selected by one instruction (PLL)
- Direct connection of FM and AM signals from VCO ( max : AM = 15 MHz, FM = 150 MHz)
- 35. Pulse swallowing method and direct method can be software selected.
- Two error out terminal (EO1, EO2)
- 7 reference frequencies (1 KHz, 5 KHz, 6.25 KHz, 9 KHz, 37. 10 KHz, 12.5 KHz, 25 KHz)

38. Hardware support :

EVARIT-1700 + EV-1714 SE-1700 + EV1714

- 39. software support : MP/M-86, CP/M base cross assembler (uS281AS1700, uS171AS1700)
- \*1 MP/M-86, CP/M are trademark of Digital Research

### Absolute Maximum Ratings

parameter	symbol	rating	units
Supply Voltage	VDD	-0.3 to +6.0	٧
Input Voltage	VI	-0.3 to +VDD	Ÿ
Output Voltage	VO	-0.3 to +VDD	v
Output absorbing current	IO	10	mA
Storage temperature	Tstg	-55 to +125	C
Operating temperature	Topt	-40 to +85	Č

## Recommended Operating Conditions

parameter	symbol	conditions	MIN	TYP	MAX	units
PLL operating	VDDP	VDD1	4.5	5	5.5	v
CPU operating	VDDC	PLL stopped	3.8	5	5.5	٧
Data retention	<b>V</b> DDR	crystal stopped	2.5		5.5	V

# Electrical Characteristics (Ta = -40 to +85 C. VDD 4.5 to 5.5V)

symbol	conditions	MIN	TYP	MAX	units
VIHL	PORT A, C	0.7*VDD			v
VIH2	CE, INT	0.8*VDD			v
VIH3	k3 - k0	0.6*VDD			v
VILI	PORT A, C	• <del></del>		0.2*VDD	v
VIL2	K3 - KO, CE, INT			0.2*VDD	v
-10H1	Port A, B, C, D VOH = VDD - 0.4 v	0.4			mA
-10H2	EO1,EO2,CGP,PL3-PL0 VOH = VDD - 1 V	0.5			mA
-IOH3	S0 - S23 VOH = VDD - 1V	10	18		uA
IOLl	PORT A, B, C, D, CGP PL3-PL0 VOL = 0.4 V	0.6			mA
	VIE1 VIE2 VIH3 VIL1 VIL2 -IOH1 -IOH2 -IOH3	VIH1 PORT A, C  VIH2 CE, INT  VIH3 K3 - K0  VIL1 PORT A, C  VIL2 K3 - K0, CE, INT  -IOH1 PORT A, B, C, D VOH = VDD - 0.4 V  E01, E02, CGP, PL3-PL0 VOH = VDD - 1 V  S0 - S23 VOH = VDD - 1V  PORT A, B, C, D, CGP	VIH1 PORT A, C 0.7*VDD  VIH2 CE, INT 0.8*VDD  VIH3 K3 - K0 0.6*VDD  VIL1 PORT A, C  VIL2 K3 - K0, CE, INT  -IOH1 PORT A, B, C, D VOH = VDD - 0.4 V 0.4  E01,E02,CGP,PL3-PL0 VOH = VDD - 1 V 0.5  S0 - S23 VOH = VDD - 1V 10  PORT A, B, C, D, CGP	VIH1 PORT A, C 0.7*VDD  VIH2 CE, INT 0.8*VDD  VIH3 K3 - K0 0.6*VDD  VIL1 PORT A, C  VIL2 K3 - K0, CE, INT  -IOH1 PORT A, B, C, D VOH = VDD - 0.4 V 0.4  E01,E02,CGP,PL3-PL0 VOH = VDD - 1 V 0.5  S0 - S23 FIOH3 VOH = VDD - 1V 10 18  PORT A, B, C, D, CGP	VIH1 PORT A, C 0.7*VDD  VIH2 CE, INT 0.8*VDD  VIH3 K3 - K0 0.6*VDD  VIL1 PORT A, C 0.2*VDD  VIL2 K3 - K0, CE, INT 0.2*VDD

parameter	symbol	conditions	MIN	TYP	MAX	UNIT
Low level output current	IOL2	EO1, EO2 VOL = 1 V	0.5		<u> </u>	mA
Low level output current	IOL3	so - s23 vol = 1 v	10	30		uA
High level input current	IIEL	K3 - K0 VI = VDD = 4.5 V	15		150	uA
High level input current	IIH2	VCOH, VCOL, XI VI = VDD = 4.5 V	100	7 <del>77 45 45 45 45 45</del> 45	***************************************	uA
Output voltage	VCOMI	COMO, COM1 VDD = 5 V, output open	4.8	5.0		v
Output voltage	VCOM2	COMO, COM1 VDD = 5 V, output open	2.3	2.5	2.7	v
Output voltage	VCOM3	COMO, COM1 VDD = 5 V, output open	0	0.2		v
Output off leak current	IL	EO1, EO2 VO = VDD, TA = 25 C		, 1 nA	luA	A
Input frequency	finl	VCOH Vi = 0.5 Vp-p	15		150	MHz
Input frequency	fin2	VCOH Vi = 0.3 Vp-p	15		130	MHz
Input frequency	fin3	VCOL Vi = 0.5 Vp-p	0.6		15	MHz
Input frequency	fin4	PAl/FMIF Vi = 0.5 Vp-p			12	MHz
Input frequency	fin5	PAO/AMIF Vi = 0.5 Vp-p		<u>-</u>	1	MHz
A/D resolution					6	bit
A/D error		Topt = -10 to +50 C		1	1.5	bit
PLL operating current	IDDP	CPU and PLL operating fIN = 150 MHz VDD = 5 V, Ta = 25 C		15		mA
CPU operating current		PLL disabled CPU oper. VDD = 5 V, Ta = 25 C		0.5	~	mA
Data retention current	IDDR	Xtal off, Ta = 25 C , V	DD=5V	10	150	nA

# Pin Description

PIN #	Symbol	Pin Name	Description
1	NC	No-Connection	
2 3	EO1 EO2	Error Outputs	This is the PLL error out terminals. If the freq. of divided VCO is greater than the reference a high level is output. If lower then a low level is output. The EO pin will float if both are equal.
26,58	GND	Ground .	The ground terminal of the device
	ACOL	local osc signal input low	This terminal receives the local osc outputs (VCO output) from 0.6 to 15 MHz (0.3 Vp-p MIN). Using the direct method 16 to (2 expl2 - 1) division can be made. During pulse swallowing method this pin is pulled down to ground
6	VCOH	local osc signal input	This terminal receives the local osc outputs (VCO output) from 15 to 150 MHz (0.5 Vp-p MIN). Using the pulse swallowing method 1024 to (2 expl2 - 1) division can be made.
7	CE	Chip enable	This is the device select terminal. When this pin is high level, the device operates normally, PLL operational. When this pin is low level, the CPU is operational but the PLL is disabled. Any input less than 134 uS will not be acceptable. If CKSTP instruction is executed when CE is in low state, the CPU stops and the device will enter the data retention mode. During this power down mode (10 uA typical) the LCD driver is disabled. If CE is in high state then the CKSTP instruction will be treated as a NOP. During the low to high transition of CE line the device is reset and the PC is reset to 0. PORT A, C are set to input.
9      11	PD1   PD3	PORT D	3 bit output port *note 1, 3

•			
12       15	PC3   PC0	PORT C	4-bit input output port. If OUT, SPB, or RPB instruction is used it will be output port. If IN instruction is used then it will be input port.  *note 1, 2, 3
17	PAO/AMIF PA1/FMIF PA2/SI PA3/SCK	PORT A	4-bit input port. The direction of individual pin is determined by the content of 1FH of BANKO. When the device is reset this port becomes input port. PORT A shares pins with serial I/O. The serial data in and shift clock are common with PA2 and PA3. PAO and PA1 can be used for IF counters. The AMIF can input up to 1 MHz and the FMIF can input up to 12 MHz. The AMIF is directly fed to the IF counter FMIF is divided by 2 before the signal is fed to the IF counter.  * note 1, 2
20       23	PB3   PB0/SO	PORT B	4 bit output port PBO is used as serial data out pin when SIO instruction is executed. * note 1, 3
24 25	XI XO	Crystal	4.5 MHz crystal is connected to this terminal.
8	VDD	Power Supply	This is the device power supply.  (5 V +/- 10 %) During the data retention mode (CE low and CKSTP executed) VDD can be lowered to 2.5 V. When this terminal's voltage is raised from 0 V to 4.5 V the device is reset and the PC is reset to 0.  Pin 26 and pin 58 are internally connected, therefore it is not neccessary to apply power to both pins.
27	CGP	Clock Generator port	This terminal is the clock generator port or 1 bit output port selected in software. If this pin is used as CGP it can be used as a variable duty port or signal generator port. The duty of 2.69 KHz is changed by 64 steps during the VDP mode. If SG mode is selected the frequency can be changed 64 steps using 18 KHz or 180 KHz as the reference.  When the device is reset the CGP pin is low level. * note 1

Ì


Ì

When IN, OUT, SPB, RPB instructions are executed PAO is LSB and PA3 is MSB. PORT B and PORT C are also same as PORT A.

When the device is reset (VDD low -> high) or CKSTP is \* note 2 is executed, PORT A and PORT C are set to input mode.

<sup>\*</sup> note 3 PORT B and PORT D data will be indeterminate when device is reset (VDD low -> high). Therefore they must be initialized by the program. When CS low -> high or during CKSTP the output data will not change.


. (Top View)



.pin#	Symbol -	:pin# ×	symbol ·	pin#	s vmbol *	pin#	symbol
1	NC ·	17	PA1/FMIF	33	S 2 2	48	S8/KS8
2	EO1	18	PA2/SI	34	S 2 1	50	S5/KS5
3	E02	19	PA3/SCK	35	S 2 0	51	S4/KS4
4	VDD	20	PBO/SO	38	S 1 9	52	S3/KS3
5	VCOL	21	PB1	37	S 1 8	53	S2/KS2
8	VCOH	22	P B 2	38	S17	5 4	S1/KS1
7	CE	23	P B 3	3 9	S 1 6	5 5	SO/KSO
8	VDD	24	xo	40	S15/KS15	5 6	сомо
9	PD1	2 5	X I	4 1	S14/KS14	57	COM1
10	PD2	28	GND	42	S13/KS13	58	GND
11	PD3	27	CGP	43	S12/KS12	5 9	кз
12	PCO	28	S27/PL3	44	S11/KS11	60	K 2
13	PC1	29	S28/PL2	4 5	S10/KS10	6 1	К1
14	PC2	30	S25/PL1	48	S9/KS9	6 2	КО
15	PC3	3 1	S24/PLO	47	S8/KS8	63	AD
16	PAO/AMIF	3 2	S 2 3	48	S7/KS7	6 4	INT

bent leads (12)0 24.7±0.4

(11) straight leads



NEC ELECTRON DEVICE

## μPD1719G INSTRUCTION SET

#### μPD1719G Instruction Set Table

			bis	<b>b</b> 4	(	0		0 1		1	0			1 1	
bıs	b <sub>12</sub>	bıı b	10			0		1			2			3	
0	0	0	0	0	SIO IFCW IFC NOP	s w t	KIN . ·	M M					ST	M,	r
0	0	0	1	1	A ZZZ U	R; N	ORI	М,	ı			_	MVRS	м,	r
0	0	1	0	2	JMP	ADDR (page 1)	MVI	М,	I	OUT	P,	r	IN	r,	P
0	0	1	1	3	RPB RS BANKO DI RSC	P. N Ni	ANI	М.	I	CKSTP HALT	h,		MVRD	r,	М
.0	1	0	0	4	RT		AI	М,	I	MVSR	Mı,	M2	AD	F,	М
0	1	0	1	5	RTS		SI	М,	I	EXL	r,	M	su	r,	м.
0	' i	1	0	6	JMP	ADDR (page 0)	AIC	М,	I	LD	r,	M	AC	Γ,	M
0	1	1	1	7	CAL	ADDR (page 0)	SIB	М,	ſ	LCDD	M,	D	SB	r,	М
1	0	0	0	8	SEASO FEE	P <sub>i</sub> N	AIN	M,	I	HXXXXXX HXXXXXX HXXXXXX HXXXXXX HXXXXX HXXXXX HXXXXX HXXXXX HXXXXX HXXXXX HXXXXX HXXXXX HXXXXX HXXXXX HXXXXX HXXXX HXXXX HXXXX HXXXX HXXXX HXXXX HXXXX HXXXX HXXXX HXXXX HXXXX HXXXX HXXXX HXXX HXXXX HXXXX HXXXX HXXXX HXXXX HXXXX HXXXX HXXXX HXXXX HXXXX HXXX HXXXX HXXX HXXXX HXX HX H			ADN	г,	М
1	0	0	1	9	TPT TCET TBT TBT	P. N	SIN	М.	ī	TTM TIP TGC		-	SUN	r,	М
1	0	1	0	A	TMF	M, N	AICN	M,	I	TUL			ACN	r,	М
1	0	1	1	В	ТМТ	M, N	SIBN	M.	I	PLL	М,	ŗ	SBN	r,	М
1	1	0	0	С	SLTI	м, і	AIS	M,	ī	SLT	r,	м	ADS	г,	М
1	1	0	1	D	SGEI	м, і	sis	M,	I	SGE	r,	М	sus	r,	М
1	1	1	0	E	SEQI	М, І	AICS	M,	I	SEQ	r,	М	ACS	r,	М
1	1	1	1	F	SNEI	м, і	SIBS	М,	ľ	SNE	r,	М	SBS	r,	м

**NEC Corporation** 

### List of #PD1719G instructions

NOTE: Data memory address high (rew address) (2 hits) DL: Data memory address low (column address) (4 bits)

Ra: Register aumber (4 bits) 1 : Immediate data (4 bits) N : Bit position (4 bits)

ADDR: Program memory address (10 bits)
—: All "1"

e : General register

One of addresses 00-0FH of BANKO

M : Data memory address

One of 00-3FH of BANKO and 00-3FH of BANKI

P : Port 0≤P≤3

N<sub>1</sub> : Bit position of status word 1 0≤N<sub>1</sub>≤0FH Nz : Bit position of status word 2 0≤N;≤0FH

( ) : Contents of register of memory

: Carry : Borrow

: Data to S.M.R. 0≤ s ≤0FH

: Data to IF Controll Word 05 w 60FH : Trigger conditions 0≤ t ≤3

: Halt release conditions 0≤ h ≤0FH

	Maemonic	Opera		Function	Operation	Operation code	Machin	e code	
	A D		M	Add memory to register	r-(r) + (M)	110100	D <sub>H</sub>	DL	Rn
	ADS		M	Add memory to register, then skip if carry	r-(r) + (M) skip if carry	111100	DH	DL	Rn
	ADN	F	м	Add memory to register, then skip if not carry	r-(r) + (M) skip if not carry	111000	DH	DL	Rn
	AC		м	Add memory to register with carry	r-(r) + (M) + c	110110	D <sub>H</sub>	D١	Rn
	ACS	2	М	Add memory to register with carry, then skip if carry	r⊷(r) + (M) +c skip if carry	111110	D <sub>H</sub>	Đ٤	Rn
=	ACN	P ·	м	Add memory to register with carry, then skip if not carry	r(r) + (M) + c skip if not carry	111010	D <sub>H</sub>	· DL	l Rn
Addition	AI	М	t	Add immediate data to memory	M←(M) +I	010100	D <sub>H</sub>	DL	T
	AIS	М	1	Add immediate data to memory, then skip if carry	M⊶(M) + I skip if carry	011100	D <sub>H</sub>	DL	t
	AIN	М	I	Add immediate data to memory, then skip if not carry	M←(M) + I skip if not carry	011000	D <sub>H</sub>	DL	1
į	AIC	М	ı	Add immediate data to memory with carry	M←(M)+[+c	010110	D <sub>H</sub>	DL	1
	AICS	М	Ţ	Add immediate data to memory with carry, then skip if carry	M←(M)+I+c skip if carry	011110	DH	DL	1
	AICN	М	1	Add immediate data to memory with carry, then skip if not carry	M←(M)+l+c skip if not carry	011010	D <sub>H</sub>	DL	1
	នប	P	M	Subtract memory from register	r-(r) - (M)	110101	DH	DL	Rn
	sus		M	Subtract memory from register, then skip if borrow	r⊷(r) – (M) skip if borrow	111101	Dw	DL	Rn
	SUN	P	M	Subtract memory from register, then skip if not borrow	r-(r) - (M) skip if not borrow	111001	DH	DL	Rn
	SB	P	М	Subtract memory from register with borrow	r⊷(r) – (M) – b	110111	DH	DL	Rn
	SBS .	r	M	Subtract memory from register with borrow, then skip if borrow	r-(r) - (M) -b skip if borrow	111111	DH	DL	Rn
Substraction	SBN	•	M	Subtract memory from register with borrow, then skip if not borrow	r-(r) - (M) - b skip if not borrow	111011	DH	Dı	Rn
Subst	SI	М	ı	Subtract immediate data from memory	M←(M) −1	010101	D <sub>H</sub>	DL	1
	SIS	М	I	Subtract immediate data from memory, then skip if borrow	M←(M) −1 skip if borrow	011101	DH	DL	1
	SIN	М	1	Subtract immediate data from memory, then skip if not borrow	M←(M) -1 skip if not borrow	011001	DH	DL	1
	SIB	м	ı	Subtract immediate data from memory with borrow	M-(M)-I-b	010111	D <sub>H</sub>	DL	1
	SIBS	М	1	Subtract immediate data from memory with borrow, then akip if borrow	M←(M) −1−b skip if borrow	011111	DH	DL	1 1
	SIBN	м	i	Subtract immediate data from memory with borrow, then skip if not borrow	M←(M) = I = b skip if not borrow	011011	, DH	Dr	1

	1	Ope	rand			<u> </u>	Machin	e code	
l _	Macmonic		2ND	Function	Operation	Operation code			
	SEQ	r	М	Skip if register equals memory	r—M skip il zero	101110	DH	DL	Rn
	SNE		М	Skip if register not equals memory	r-M skip if not sero	101111	D₩	DL	Rn
	SGE		м	Skip if register is greater than or equal : to memory	r-M skip if not borrow (r)≥(M)	101101	DH	DL	Rn
į	SLT	r	М	stip d sorrew (P) < (M)		101100	Ð∗	DL	Rn
3	SEQI	M	t	Skip if memory equals immediate data	M—l skip if_zero	001110	DH	DL	1
	SNEI	M	1	Skip if memory not equals immediate data	M-1 skip if not zero	001111	D <sub>M</sub>	DL	1
	SGEI	M	ı	Skip if memory is greater than or equal to immediate data	M-[ skip if not borrow (M)≥[	001101	D <sub>H</sub>	DL	1
	SLTI	M	1	Skip if memory is less than immediate data	M-I skip if borrow (M) <i< td=""><td>001100</td><td>DH</td><td>DL</td><td>1</td></i<>	001100	DH	DL	1
2	ANI	М	1	Logic AND of memory and immediate data	M←(M)∧ I	010011	D <sub>M</sub>	DL	1
Logical operati	ORI	М	1	Logic OR of memory and immediate data	M←(M)∨ 1	010001	D <sub>M</sub>	DL	1
7.	EXL	r	М	Exclusive OR Logic of memory and register	r—(r)⊕(M)	100101	DH	Ð٤	Rn
	LD	ŧ	М	Load memory to register	r⊷(M)	100110	DH	DL	Ra ,
	ST	М	r	Store register to memory	M(r)	110000	DH	Dι	Rn
	MVRD	r	М	Move memory to destination memory referring to register in the same row	(D <sub>H</sub> , R <sub>B</sub> )←(M)	11,0011	DH	DL	Ra
Transfer	MVRS	M	7	Move source memory referring to register to memory in the same row	M⊶(D <sub>H</sub> , Ra)	110001	D <sub>H</sub>	D٤	Ra
-	MVSR	M,	M <sub>2</sub>	Move memory to memory in the same row	(D <sub>H</sub> , D <sub>L1</sub> )←(D <sub>H</sub> , D <sub>L2</sub> )	100100	D <sub>H</sub>	DL1	DL
	MVI	М	1	Move immediate data to memory	M← 1	010010	DH	ĎΓ	I
	PLL	М	t	Load NO-N3, Nr & memory to PLL registers	PLLR-(N0-N3), Nr & (M)	101011	DH	DL	Rn
ten	TMT	М	N	Test memory bits, then skip if all bits specified are true	if M(N) = all "1", then skip	001011	DH	DL	N
Piè	TMF	М	N	Test memory bits, then skip if all bits specified are false	if M(N) = all "0", then skip	001010	D <sub>H</sub>	DL	N
Jump	JMP	AD	DR	Jump to the address specified in page 0  Jump to the address specified in page 1	PC-ADDR PAGE-0 PC-ADDR PAGE-1	000110		ADDR(10	bits)
	CAL	AD	DR	Call subroutine in page 0	Stack-((PC)+1. PAGE), PC-ADDR PAGE-0	0 0 0 1,1 1	1	ADDR (10	bits)
Subroutine	RT			Return to main routine	PC-(stack)	000100	<b>-</b>	_	-
Sul	RTS			Return to main routine, then skip	PC-(stack), and skip	000101	-	-	-
rupi	EI			Enable interrupt	INTE F/F-1	000001	-	0001	-
laterrup	DI			Disable interrupt	INTE F/F-0	000011	-	0001	-
	ттм			Test and reset timer F/F, then skip if it has not been set	if Timer F/F=1, then Timer F. F←0 if Timer F/F=0, then skip	101001	-	_	_
lest	TUL			Test and reset unlock F/F, then skip if it has not been set	UUL F/F=1, then UL F/F-0 if UL F/F=0, then skip	101010	-	-	<b>-</b>
F/F	TKLT			Test then reset Key Latch F/F. then skip if true	if KL F/F=1. then skip and KL F/F←0	101000	-	0001	-
	TKLF			Test then reset Key Latch F/F, then skip if false	if KL F/F=1, then KL F/F←0 if KL F/F=0, then skip	101000	01	0001	-
Teel (imer	TIP			Test interval pulse, then skip if low	if 1PG=0, then skip	101001	-	0000	0000
	IFCW			Set immediate data to IFCW	IFCW	000000	10	0000	•
counter	IFC	t		Trigger and/or reset IF counter	Trigger-ti. Reset-te	000000	0 1	0000	00 1
=	TGC			Test IF counter gate, skip if close	if IFC gate=close, then skip	101001	0 0	-	-

Γ	Maemonic		2ND		Operation			ne code	
	SS	N <sub>1</sub>	T	Set status word 1	(STATUS WORD 1)1	Operation code	<u> </u> 	i Ni	<u>-</u>
	RS	N <sub>1</sub>		Reset status word 1	(STATUS WORD 1),-0	000011	_	N <sub>1</sub>	<u> </u>
	TST	N,		Test status word 2 true	if (STATUS WORD 2)x=all 1.	001001	_	N <sub>2</sub>	<u> </u>
	TSF	N <sub>2</sub>		Test status word 2 faise	if (STATUS WORD 2), = all 0.	001000	_	N <sub>2</sub>	_
	STC			Set carry F/F	carry F/F-1	000001		0010	<b>-</b>
ĺ	RSC			Reset carry F/F	carry F/F-0	000011	_	0010	<u> </u>
	BANK0			Select BANKO	BANK F/F0-0, BANK F/F1-0	000011	_	1100	<u> </u>
1	BANKI			Select BANK1	BANK F/F0-1, BANK F/F1-0	000001		0100	-
lį	BANK2			Select BANK2	BANK F/F0-Q BANK F/F1-1	000001	_	1000	<u>-</u>
Ī	BANK3			Select BANK3	BANK F/F0-1, BANK F/F1-1	000001	-	1100	-
Ī	ππ			Test INT, skip if true	if INT=0, then skip	001001	-	0001	<del>  -</del>
1	TITE			Test INT, skip if false	≝ INT=1, then skip	001000	-	0001	-
Š	TCET			Test CE, skip if true	if CE=1. then skip	001001	-	0010	
	TCEF			Test CE. skip if false	if CE=0, then skip	001000	_	0010	-
	SBK0			Skip if BANKO	if BANK F.'F0=BANK F/F1=0.	001000	_	1100	
	TBOT			Test BANK F/F0, skip if tree	if BANK F. FO=1, then skip	001001	_	0100	_
	TB0F			Test BANK F/F0, skip if false	if BANK F./F0=0, then skip	001000	-	0100	-
	TBIT			Test BANK F/F1, skip if true	if BANK F/F1=1, then akip	001001		1000	_
	TBIF			Test BANK F/F1, skip if false	if BANK F/F1=0, then skip	001000	_	1000	-
	LCDD	М		Output segment pattern to LCD digit 'D' based on memory, or output to LCD digit directly	LCD(D)-SEG PLA-(M:, or LCD(D)-(M)	100111	DH	D	D <sub>L</sub>
	KI	м		Input key data to memory	M-K-3	010000	Dн	Dı	0000
	KIN	м		Input key data to memory, then skip if data are zero	M←K <sub>4-2</sub> , skip if(M)=0	010000	D <sub>H</sub>	Dt	-
Indino	IN	r	P	Input data on port to register	r(Port (P))	110010	P	-	Rn
Input / ou	OUT	P		Output contents of register to port	(Port (P})←(r)	100010	P	-	Ŕn
P	SPB	P	N	Set port bits	(Port (P)) <sub>N</sub> -1	000001	P	0000	N
	RPB	P	N	Reset port bits	(Port (P)) <sub>N</sub> ←0	000011	P	0000	S
	TPT	P	N	Test port bits, then skip if all bits specified are true	if (Port (P))N=all Is, then skip	001001	P	0000	N
	TPF	P	N	Test port bits, then skip if all bits specified are false	if (Port (P)),=all 0s, then skip	001000	P	0000	N
0/1	SIO	•		Serial input/output	SMR (3.1.0)-= (3.1.0)	000000	00	0001	3
Sirial I	TSET			Test shift end, then skip if true	if SCC= \$/(2n+1), then skip (n≥0)	101000	10	0001	-
	TSEF			Test shift end, then skip if false	if SCC=8/(2a+1), then skip (a≥0)	101000	00	0001	-
d/Y )	TADT			Test A-D comparator, then skip if true	if Vin > Vcomp, then skip	101000	0 0	0000	-
Test	TADF			Test A-D comparator, then skip if false	if Vin ≤ Vcomp, then skip	101000	10	0000	-
	CKSTP			Clock stop by CE	stop clock if CE=0	100011	-	1110	1110
Others	HALT	h		Halt the CPU, Restart by condition h	Halt	100011	00		h
	NOP	<u> </u>		No operation		000000	-	-	_

APR.-27-84PK Printed in Japan

# This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.