Quad 2-input NAND gate Rev. 6 — 14 December 2011

1. **General description**

The 74HC00; 74HCT00 are high-speed Si-gate CMOS devices that comply with JEDEC standard no. 7A. They are pin compatible with Low-power Schottky TTL (LSTTL).

The 74HC00; 74HCT00 provides a quad 2-input NAND function.

2. Features and benefits

- Input levels:
 - For 74HC00: CMOS level
 - For 74HCT00: TTL level
- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

Ordering information 3.


Table 1. **Ordering information**

Type number	Package				
	Temperature range	Name	Description	Version	
74HC00N	-40 °C to +125 °C	DIP14	plastic dual in-line package; 14 leads (300 mil)	SOT27-1	
74HCT00N					
74HC00D	–40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width	SOT108-1	
74HCT00D			3.9 mm		
74HC00DB	–40 °C to +125 °C	SSOP14	plastic shrink small outline package; 14 leads; body	SOT337-1	
74HCT00DB			width 5.3 mm		
74HC00PW	–40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads;	SOT402-1	
74HCT00PW			body width 4.4 mm		
74HC00BQ	–40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very	SOT762-1	
74HCT00BQ			thin quad flat package; no leads; 14 terminals; body $2.5 \times 3 \times 0.85$ mm		



Quad 2-input NAND gate

Functional diagram 4.



Pinning information 5.

74HC00 74HCT00 74HC00 1A V_{CC} terminal 1 74HCT00 index area 14 ŀ 2 (13 1B 4B 1A 1 14 V_{CC} 3) 1Y (12 4A 1B 2 13 4B 2A 4) (11 4Y 1Y 3 12 4A 2A 4 11 4Y 5) (10 3B 2B GND⁽¹⁾ 2B 5 10 3B 2Y 6) 9 ЗA ω 9 3A 2Y 6 GND 7 8 3Y GND ₹ 001aal324 001aal323 Transparent top view (1) This is not a supply pin. The substrate is attached to this pad using conductive die attach material. There is no electrical or mechanical requirement to solder this pad. However, if it is soldered, the solder land should remain floating or be connected to GND. Pin configuration DIP14, SO14 and (T)SSOP14 **Pin configuration DHVQFN14** Fig 4. Fig 5.

5.1 Pinning

5.2 Pin description

Table 2.	Pin description	
Symbol	Pin	Description
1A to 4A	1, 4, 9, 12	data input
1B to 4B	2, 5, 10, 13	data input

74HC_HCT00		
Product	data	sheet

Table 2.	Pin descriptioncontinued					
Symbol	Pin	Description				
1Y to 4Y	3, 6, 8, 11	data output				
GND	7	ground (0 V)				
V _{CC}	14	supply voltage				

6. Functional description

Table 3.	Function table ^[1]		
Input			Output
nA		nB	nY
L		x	Н
Х		L	Н
Н		Н	L

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+7	V
l _{IK}	input clamping current	$V_{\rm I} < -0.5$ V or $V_{\rm I} > V_{\rm CC}$ + 0.5 V	<u>[1]</u> _	±20	mA
I _{OK}	output clamping current	$V_O < -0.5$ V or $V_O > V_{CC}$ + 0.5 V	<u>[1]</u> _	±20	mA
lo	output current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$	-	±25	mA
I _{CC}	supply current		-	50	mA
I _{GND}	ground current		-50	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation		[2]		
	DIP14 package		-	750	mW
	SO14, (T)SSOP14 and DHVQFN14 packages		-	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For DIP14 package: P_{tot} derates linearly with 12 mW/K above 70 °C.

For SO14 package: P_{tot} derates linearly with 8 mW/K above 70 °C. For (T)SSOP14 packages: P_{tot} derates linearly with 5.5 mW/K above 60 °C. For DHVQFN14 packages: P_{tot} derates linearly with 4.5 mW/K above 60 °C.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter Conditions		74HC0	74HC00			74HCT00		
			Min	Тур	Max	Min	Тур	Max	
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V_{CC}	0	-	V_{CC}	V
Vo	output voltage		0	-	V_{CC}	0	-	V_{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	$V_{CC} = 2.0 V$	-	-	625	-	-	-	ns/V
		$V_{CC} = 4.5 V$	-	1.67	139	-	1.67	139	ns/V
		$V_{CC} = 6.0 V$	-	-	83	-	-	-	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		−40 °C 1	to +85 °C	–40 °C to	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC00										
V _{IH}	HIGH-level	V _{CC} = 2.0 V	-	1.2	-	1.5	-	1.5	-	V
	input voltage	$V_{CC} = 4.5 V$	-	2.4	-	3.15	-	3.15	-	V
		$V_{CC} = 6.0 V$	-	3.2	-	4.2	-	4.2	-	V
V _{IL}	LOW-level	$V_{CC} = 2.0 V$	-	0.8	-	-	0.5	-	0.5	V
	input voltage	$V_{CC} = 4.5 V$	-	2.1	-	-	1.35	-	1.35	V
		$V_{CC} = 6.0 V$	-	2.8	-	-	1.8	-	1.8	V
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	I_O = –20 $\mu A;V_{CC}$ = 2.0 V	-	2.0	-	1.9	-	1.9	-	V
		I_O = –20 $\mu A;V_{CC}$ = 4.5 V	-	4.5	-	4.4	-	4.4	-	V
		I_O = –20 $\mu A;V_{CC}$ = 6.0 V	-	6.0	-	5.9	-	5.9	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	4.32	-	3.84	-	3.7	-	V
		I_{O} = –5.2 mA; V_{CC} = 6.0 V	-	5.81	-	5.34	-	5.2	-	V
V _{OL}	LOW-level	$V_I = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_O=20~\mu\text{A};V_{CC}=2.0~\text{V}$	-	0	-	-	0.1	-	0.1	V
		I_O = 20 $\mu A;V_{CC}$ = 4.5 V	-	0	-	-	0.1	-	0.1	V
		$I_O=20~\mu\text{A};V_{CC}=6.0~V$	-	0	-	-	0.1	-	0.1	V
		$I_{O} = 4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.15	-	-	0.33	-	0.4	V
		$I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	-	-	0.33	-	0.4	V
I	input leakage current	$V_{I} = V_{CC} \text{ or GND};$ $V_{CC} = 6.0 \text{ V}$	-	-	-	-	±1	-	±1	μA
lcc	supply current		-	-	-	-	20	-	40	μA

Quad 2-input NAND gate

Symbol	Parameter	Conditions		25 °C		−40 °C	to +85 °C	-40 °C t	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Мах	
CI	input capacitance		-	3.5	-	-	-	-	-	pF
74HCT0	0									
V _{IH}	HIGH-level input voltage	V_{CC} = 4.5 V to 5.5 V	-	1.6	-	2.0	-	2.0	-	V
VIL	LOW-level input voltage	V_{CC} = 4.5 V to 5.5 V	-	1.2	-	-	0.8	-	0.8	V
V _{OH} H	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = -20 μA	-	4.5	-	4.4	-	4.4	-	V
		l _O = -4.0 mA	-	4.32	-	3.84	-	3.7	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	$I_{O} = 20 \ \mu A; V_{CC} = 4.5 \ V$	-	0	-	-	0.1	-	0.1	V
		$I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.15	-	-	0.33	-	0.4	V
I	input leakage current	$V_1 = V_{CC}$ or GND; $V_{CC} = 6.0 V$	-	-	-	-	±1	-	±1	μ A
I _{CC}	supply current		-	-	-	-	20	-	40	μ A
ΔI_{CC}	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}; I_O = 0 \text{ A};$ other inputs at V_{CC} or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V	-	150	-	-	675	-	735	μΑ
CI	input capacitance		-	3.5	-	-	-	-	-	pF

Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

10. Dynamic characteristics

Table 7.Dynamic characteristics

 $GND = 0 V; C_L = 50 pF;$ for load circuit see <u>Figure 7</u>.

Symbol	Parameter	Conditions		25 °C			–40 °C to	Unit	
			-	Min	Тур	Max	Max (85 °C)	Max (125 °C)	-
74HC00									
t _{pd} propagation delay	nA, nB to nY; see Figure 6	[1]							
		$V_{CC} = 2.0 V$		-	25	-	115	135	ns
		$V_{CC} = 4.5 V$		-	9	-	23	27	ns
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	7	-	-	-	ns
		$V_{CC} = 6.0 V$		-	7	-	20	23	ns
tt	transition time	see Figure 6	[2]						
		$V_{CC} = 2.0 V$		-	19	-	95	110	ns
		$V_{CC} = 4.5 V$		-	7	-	19	22	ns
		$V_{CC} = 6.0 V$		-	6	-	16	19	ns

Quad 2-input NAND gate

Symbol	Parameter	Conditions		25 °C			–40 °C to	–40 °C to +125 °C		
				Min	Тур	Max	Max (85 °C)	Max (125 °C)		
C _{PD}	power dissipation capacitance	per package; $V_1 = GND$ to V_{CC}	<u>[3]</u>	-	22	-	-	-	pF	
74HCT00)									
t _{pd}	propagation delay	nA, nB to nY; see <u>Figure 6</u>	[1]							
		$V_{CC} = 4.5 V$		-	12	-	24	29	ns	
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$		-	10	-	-	-	ns	
tt	transition time	V _{CC} = 4.5 V; see <u>Figure 6</u>	[2]	-	-	-	29	22	ns	
C _{PD}	power dissipation capacitance	per package; V _I = GND to V _{CC} – 1.5 V	[3]	-	22	-	-	-	pF	

Table 7. Dynamic characteristics ... continued GND = 0 V: $C_{1} = 50$ pF: for load circuit see Figure 7.

[1] t_{pd} is the same as t_{PHL} and t_{PLH} .

[2] t_t is the same as t_{THL} and t_{TLH} .

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

 P_{D} = $C_{PD} \times V_{CC}{}^{2} \times f_{i} \times N$ + Σ ($C_{L} \times V_{CC}{}^{2} \times f_{o}$) where:

 f_i = input frequency in MHz;

 f_o = output frequency in MHz;

 C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\sum (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs.}$

11. Waveforms




Fig 6. Input to output propagation delays

Table 8. Measurement points

Туре	Input	Output					
	V _M	V _M	V _X	V _Y			
74HC00	0.5V _{CC}	0.5V _{CC}	0.1V _{CC}	0.9V _{CC}			
74HCT00	1.3 V	1.3 V	0.1V _{CC}	0.9V _{CC}			

74HC_HCT00
Product data sheet

NXP Semiconductors

74HC00; 74HCT00

Quad 2-input NAND gate




Table 9. Test data

Туре	Input		Load	Test
	VI	t _r , t _f	CL	
74HC00	V _{CC}	6.0 ns	15 pF, 50 pF	t _{PLH} , t _{PHL}
74HCT00	3.0 V	6.0 ns	15 pF, 50 pF	t _{PLH} , t _{PHL}

Quad 2-input NAND gate

12. Package outline




Fig 8. Package outline SOT27-1 (DIP14)

All information provided in this document is subject to legal disclaimers.

74HC HCT00




Fig 9. Package outline SOT108-1 (SO14)

74HC HCT00

© NXP B.V. 2011. All rights reserved.




Fig 10. Package outline SOT337-1 (SSOP14)

All information provided in this document is subject to legal disclaimers.

74HC_HCT00

Quad 2-input NAND gate





Fig 11. Package outline SOT402-1 (TSSOP14)

All information provided in this document is subject to legal disclaimers.

74HC_HCT00



DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 x 3 x 0.85 mm SOT762-1

Fig 12. Package outline SOT762-1 (DHVQFN14)

All information provided in this document is subject to legal disclaimers.

74HC_HCT00

13. Abbreviations

Table 10.	e 10. Abbreviations	
Acronym	Description	
CMOS	Complementary Metal-Oxide Semiconductor	
DUT	Device Under Test	
ESD	ElectroStatic Discharge	
HBM	Human Body Model	
LSTTL	Low-power Schottky Transistor-Transistor Logic	
MM	Machine Model	
TTL	Transistor-Transistor Logic	

14. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC_HCT00 v.6	20111214	Product data sheet	-	74HC_HCT00 v.5
Modifications:	 Legal pages update 	ed.		
74HC_HCT00 v.5	20101125	Product data sheet	-	74HC_HCT00 v.4
74HC_HCT00 v.4	20100111	Product data sheet	-	74HC_HCT00 v.3
74HC_HCT00 v.3	20030630	Product data sheet	-	74HC_HCT00_CNV v.2
74HC_HCT00_CNV v.2	19970826	Product specification	-	-

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

74HC_HCT00

© NXP B.V. 2011. All rights reserved.

Quad 2-input NAND gate

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

16. Contact information

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

17. Contents

1	General description 1
2	Features and benefits 1
3	Ordering information 1
4	Functional diagram 2
5	Pinning information 2
5.1	Pinning 2
5.2	Pin description 2
6	Functional description 3
7	Limiting values 3
8	Recommended operating conditions 4
9	Static characteristics 4
10	Dynamic characteristics 5
11	Waveforms 6
12	Package outline 8
13	Abbreviations 13
14	Revision history 13
15	Legal information 14
15.1	Data sheet status 14
15.2	Definitions 14
15.3	Disclaimers 14
15.4	Trademarks 15
16	Contact information 15
17	Contents 16

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 14 December 2011 Document identifier: 74HC_HCT00