### Features

- 8-Bit Multiplexed Addresses/Outputs
- Fast Read Access Time 90 ns
- Dual Voltage Range Operation
- Low-Voltage Power Supply Range, 3.0V to 3.6V, or
   Standard 5V ± 10% Supply Range
- Low Power CMOS Operation
  - 20 μA max. Standby for ALE =  $V_{IH}$  and  $V_{CC}$  = 3.6V - 29 mW max. Active at 5 MHz for  $V_{CC}$  = 3.6V
- 20-Lead TSSOP Package
- High Reliability CMOS Technology
  - 2,000V ESD Protection
  - 200 mA Latchup Immunity
- Rapid<sup>™</sup> Programming Algorithm 50 µs/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs
   JEDEC Standard for LVTTL
- Integrated Product Identification Code
- Commercial and Industrial Temperature Range

# Description


The AT27LV520 is a low-power, high-performance 524,288-bit one-time programmable read only memory (OTP EPROM) organized 64K by 8 bits. It incorporates latches for the 8 lower order address bits to multiplex with the 8 data bits. This minimizes system chip count, reduces cost, and simplifies the design of multiplexed bus systems. It requires only one power supply in the range of 3.0V to 3.6V for normal read mode operation, making it ideal for fast, portable systems using battery power. Any byte can be accessed in less than 90 ns.

The AT27LV520 is available in 173 mil, 20-pin TSSOP, 300 mil, 20-pin SOIC and 28pin TSOP, one-time programmable (OTP) plastic packages. *(continued)* 

# **Pin Configurations**

Pin Name	Function
A8 - A15	Addresses
AD0 - AD7	Addresses/Outputs
OE /V <sub>PP</sub>	Output Enable/V <sub>PP</sub>
ALE	Address Latch Enable

TSOP Top View



TSSOP Top View

A10	1	20	P	A8
A12	2	19	١Þ	AD1
A14	3	18	÷È	AD3
ALE	4	17	' þ	AD5
VCC	5	16	; ‡	AD7
$\overline{\text{OE}}/\text{VPP}$	6	15	į	GND
A15	7	14	· þ	AD6
A13	8	13	i þ	AD4
A11	9	12	: E	AD2
A9	10	11	þ	AD0

#### SOIC Top View

OE/VPP □	1	20	D vcc
A15 🗆	2	19	🗆 ALE
A13 🗆	3	18	🗆 A14
A11 🗆	4	17	🗆 A12
A9 🗆	5	16	🗆 A10
AD0 🗆	6	15	🗆 A8
AD2 🗆	7	14	D AD1
AD4 🗆	8	13	D AD3
AD6 🗆	9	12	D AD5
GND 🗆	10	11	D AD7



512K (64K x 8) Multiplexed Addresses/ Outputs Low Voltage OTP EPROM

# AT27LV520

Rev. 0911B-B-01/98





Atmel's innovative design techniques provide fast speeds that rival 5V parts while keeping the low power consumption of a 3.3V supply. At  $V_{CC} = 3.0V$ , any byte can be accessed in less than 90 ns. With a typical power dissipation of only 18 mW at 5 MHz and  $V_{CC} = 3.3V$ , the AT27LV520 consumes less than one fifth the power of a standard 5V EPROM. Standby mode is acheived by asserting ALE high. Standby mode supply current is typically less than 1  $\mu$ A at 3.3V.

The AT27LV520 operating with V<sub>CC</sub> at 3.0V produces TTL level outputs that are compatible with standard TTL logic devices operating at V<sub>CC</sub> = 5.0V. The device is also capable of standard 5-volt operation making it ideally suited for dual supply range systems or card products that are pluggable in both 3-volt and 5-volt hosts.


Atmel's AT27LV520 has additional features to ensure high quality and efficient production use. The Rapid<sup>™</sup> Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programing time is typically only 50 µs/byte. The Integrated Product Identification Code electronically identifies the device and

manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27LV520 programs exactly the same way as a standard 5V AT27C520 and uses the same programming equipment.

#### **System Considerations**

Switching under active conditions may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1  $\mu$ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V<sub>CC</sub> and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7  $\mu$ F bulk electrolytic capacitor should be utilized, again connected between the V<sub>CC</sub> and Ground terminals of the positioned as close as possible to the point where the power supply is connected to the array.

#### **Block Diagram**



### Absolute Maximum Ratings\*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0V to +7.0V <sup>(1)</sup>
Voltage on A9 with Respect to Ground2.0V to +14.0V <sup>(1)</sup>
V <sub>PP</sub> Supply Voltage with Respect to Ground2.0V to +14.0V <sup>(1)</sup>

- \*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- Note: 1. Minimum voltage is -0.6V DC which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is  $V_{CC}$  + 0.75V DC which may overshoot to +7.0V for pulses of less than 20 ns.

# **Operating Modes**

Mode/Pin	ALE	$\overline{OE}/V_{PP}$	A8 - A15	AD0 - AD7
Read <sup>(2)</sup>	V <sub>IL</sub>	V <sub>IL</sub>	Ai	D <sub>OUT</sub>
Output Disable <sup>(2)</sup>	V <sub>IL</sub> /V <sub>IH</sub>	V <sub>IH</sub>	X <sup>(1)</sup>	High Z/A0 - A7
Standby	V <sub>IH</sub>	V <sub>IH</sub>	Ai	A0 - A7
Address Latch Enable <sup>(2)</sup>	V <sub>IH</sub>	V <sub>IH</sub>	X	A0 - A7
Rapid Program <sup>(3)</sup>	V <sub>IH</sub>	V <sub>PP</sub>	Ai	D <sub>IN</sub>
Product Identification <sup>(4)</sup>	V <sub>IL</sub>	V <sub>IL</sub>	$A9 = V_{H}^{(5)}$ $A8 = V_{IH} \text{ or } V_{IL}$ $A10 - A15 = V_{IL}$	Identification Code

Notes: 1. X can be  $V_{IL}$  or  $V_{IH.}$ 

2. Read, output disable, and standby modes require  $3.0V \le V_{CC} \le 3.6V$ , or  $4.5V \le V_{CC} \le 5.5V$ .

3. Refer to Programming Characteristics.

4.  $V_{H} = 12.0 \pm 0.5 V.$ 

 Two identifier bytes may be selected. All A8 - A15 inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A8 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification byte and high (V<sub>IH</sub>) to select the Device Code byte.





# DC and AC Operating Conditions for Read Operation

		AT27LV520-90
Oneverting Temp (Case)	Com.	0°C - 70°C
Operating Temp. (Case)	Ind.	-40°C - +85°C
V Cumplu		3.0V to 3.6V
V <sub>CC</sub> Supply		5V ± 10%

# DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
V <sub>CC</sub> = 3.	0V to 3.6V	· · · · · · · · · · · · · · · · · · ·			
I <sub>LI</sub>	Input Load Current	$V_{IN} = 0V$ to $V_{CC}$		±1	μA
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = 0V$ to $V_{CC}$		±5	μA
$I_{SB}^{(1)}$	V <sub>CC</sub> Standby Current	ALE = $V_{CC} \pm 0.3V$ ; Ai, ADi = GND/ $V_{CC} \pm 0.3V$		20	μA
I <sub>CC</sub>	V <sub>CC</sub> Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \text{ALE} = V_{IL}$		8	mA
V <sub>IL</sub>	Input Low Voltage		-0.6	0.8	V
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.0 mA		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -2.0 mA	2.4		V
V <sub>CC</sub> = 4.5	5V to 5.5V				
I <sub>LI</sub>	Input Load Current	$V_{IN} = 0V$ to $V_{CC}$		±1	μA
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = 0V$ to $V_{CC}$		±5	μA
$I_{SB}^{(1)}$	V <sub>CC</sub> Standby Current	ALE = $V_{CC} \pm 0.3V$ ; Ai, ADi = GND/ $V_{CC} \pm 0.3V$		100	μA
I <sub>CC</sub>	V <sub>CC</sub> Active Current	f = 5 MHz, $I_{OUT}$ = 0 mA, ALE = $V_{IL}$		20	mA
V <sub>IL</sub>	Input Low Voltage		-0.6	0.8	V
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		

Note: V<sub>CC</sub> standby current will be slightly higher with ALE, Ai, and ADi at TTL levels.

# **AC Characteristics for Read Operation**


 $V_{CC}$  = 3.0V to 3.6V and 4.5V to 5.5V

			AT27L	/520-90	
Symbol	Parameter	Condition	Min	Мах	Units
$t_{ACC}^{(3)}$	Address to Output Delay	$ALE = \overline{OE}/V_{PP} = V_{IL}$		90	ns
t <sub>CE</sub>	Address Latch Enable Low to Output Delay	Address Valid		70	ns
<sup>t</sup> AS	Address Setup Time	$\overline{OE}/V_{PP} = V_{IH}$	15		ns
<sup>t</sup> AH	Address Hold Time	$\overline{OE}/V_{PP} = V_{IH}$	15		ns
<sup>t</sup> ALE	Address Latch Enable Width	$\overline{OE}/V_{PP} = V_{IH}$	45		ns
t <sub>OE</sub> <sup>(3)</sup>	OE/V <sub>PP</sub> to Output Delay	$ALE = V_{IL}$		35	ns
t <sub>DF</sub> <sup>(4)(5)</sup>	OE/V <sub>PP</sub> High to Output Float	$ALE = V_{IL}$		25	ns
t <sub>OH</sub>	Output Hold from Address or OE/VPP whichever occurred first	$ALE = V_{IL}$	0		ns

Notes: 2, 3, 4 — see AC Waveforms for Read Operation




### AC Waveforms for Read Operation<sup>(1)</sup>




- Notes: 1. Timing measurement reference levels for all speed grades are  $V_{OL} = 0.8V$  and  $V_{OH} = 2.0V$ . Input AC drive levels are  $V_{IL} = 0.45V$  and  $V_{IH} = 2.4V$ .
  - 2.  $\overline{OE}/V_{PP}$  may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the address is valid without impact on t<sub>CE</sub>.
  - 3.  $\overline{OE}/V_{PP}$  may be delayed up to  $t_{ACC}$   $t_{OE}$  after the address is valid without impact on  $t_{ACC}$ .
  - 4. This parameter is only sampled and is not 100% tested.
  - 5. Output float is defined as the point when data is no longer driven.

### Input Test Waveforms and Measurement Levels



# **Output Test Load**



Note:  $C_L = 100 \text{ pF}$  including jig capacitance.

# Pin Capacitance<sup>(Note:)</sup>

(f = 1 MHz, T = 25°C)


	Тур	Мах	Units	Conditions
C <sub>IN</sub>	4	6	pF	$V_{IN} = 0V$
C <sub>OUT</sub>	8	12	pF	$V_{OUT} = 0V$

Note: Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.





#### **Programming Waveforms**



- Notes: 1. The Input Timing Reference is 0.8V for  $V_{IL}$  and 2.0V for  $V_{IH}.$ 
  - 2. t<sub>OE</sub> and t<sub>DFP</sub> are characteristics of the device but must be accommodated by the programmer.

#### **DC Programming Characteristics**

# $T_A = 25 \pm 5^{\circ}C, V_{CC} = 6.5 \pm 0.25V, \overline{OE}/V_{PP} = 13.0 \pm 0.25V$

			Li	mits	
Symbol	Parameter	Test Conditions	Min	Max	Units
ILI	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μA
V <sub>IL</sub>	Input Low Level		-0.6	0.8	V
V <sub>IH</sub>	Input High Level		2.0	V <sub>CC</sub> + 1.0	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4		V
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current (Program and Verify)			25	mA
I <sub>PP2</sub>	OE/V <sub>PP</sub> Current	ALE = V <sub>IH</sub>		25	mA

AT27LV520

#### **AC Programming Characteristics\***

 $T_{A} = 25 \pm 5^{\circ}C, \ V_{CC} = 6.5 \pm 0.25V, \ \overline{OE}/V_{PP} = 13.0 \pm 0.25V$ 

			Lin	Limits		
Symbol	Parameter <sup>(1)</sup>	Test Conditions	Min	Max	Units	
t <sub>ALE</sub>	Address Latch Enable Width		500		ns	
t <sub>LAS</sub>	Latched Address Setup Time		100		ns	
t <sub>LAH</sub>	Latched Address Hold Time		100		ns	
t <sub>LP</sub>	ALE Low to $\overline{OE}/V_{PP}$ High Voltage Delay		2		μs	
t <sub>OES</sub>	OE/V <sub>PP</sub> Setup Time	Input Rise and Fall Times	2		μs	
t <sub>OEH</sub>	OE/V <sub>PP</sub> Hold Time	(10% to 90%) 20 ns	2		μs	
t <sub>DS</sub>	Data Setup Time	Input Pulse Levels	2		μs	
t <sub>DH</sub>	Data Hold Time	0.45V to 2.4V	2		μs	
t <sub>PW</sub>	ALE Program Pulse Width <sup>(2)</sup>	lanut Timina Deference Laur	47.5	52.5	μs	
t <sub>VR</sub>	OE/V <sub>PP</sub> Recovery Time	Input Timing Reference Level 0.8V to 2.0V	2		μs	
t <sub>VCS</sub>	V <sub>CC</sub> Setup Time		2		μs	
t <sub>OE</sub>	Data Valid from $\overline{OE}/V_{PP}$	Output Timing Reference Level 0.8V to 2.0V		150	ns	
t <sub>DFP</sub>	$\overline{\text{OE}}/\text{V}_{\text{PP}}$ High to Output Float Delay <sup>(4)</sup>	0.00 10 2.00	0	130	ns	
t <sub>AS</sub>	Address Setup Time		2		μs	
t <sub>AH</sub>	Address Hold Time		0		μs	
t <sub>PRT</sub>	OE/V <sub>PP</sub> Pulse Rise Time During Programming		50		ns	

Notes: 1. V<sub>CC</sub> must be applied simultaneously or before OE/V<sub>PP</sub> and removed simultaneously or after OE/V<sub>PP</sub>

2. Program Pulse width tolerance is 50  $\mu$ sec  $\pm$  5%.

This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven

 see timing diagram.

#### Atmel's 27LV520 Integrated Product Identification Code

		Pins								Hex
Codes	<b>A</b> 8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	1	0	0	1	1	1	0	1	9D






# Rapid<sup>™</sup> Programming Algorithm

A 50  $\mu$ s ALE pulse width is used to program. The address is set to the first location.  $V_{CC}$  is raised to 6.5V and  $\overline{OE}/V_{PP}$  is raised to 13.0V. Each address is first programmed with one 50  $\mu$ s ALE pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 50  $\mu$ s pulses are applied with a verification after each

pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked.  $\overline{OE}/V_{PP}$  is then lowered to  $V_{IH}$  and  $V_{CC}$  to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.



AT27LV520



# **Ordering Information**


t <sub>ACC</sub> (ns)	I <sub>CC</sub> (mA) Active	Ordering Code	Package	Operation Range
90	8	AT27LV520-90SC	20S	Commercial
		AT27LV520-90TC	28T	(0°C to 70°C)
		AT27LV520-90XC	20X	
90	8	AT27LV520-90SI	20S	Industrial
		AT27LV520-90TI	28T	(-40°C to +85°C)
		AT27LV520-90XI	20X	

Package Type			
20S	20-Lead, 0.300" Wide, Plastic Gull-Wing Small Outline (SOIC)		
28T	28-Lead, Thin Small Outline Package (TSOP)		
20X	20-Lead, 0.173" Wide, Thin Shrink Small Outline (TSSOP)		





### **Packaging Information**



AT27LV520