#### **Features**

- Fast Read Access Time 55 ns
- Automatic Page Write Operation Internal Address and Data Latches for 64-Bytes
  - Fast Write Cycle Times Page Write Cycle Time: 10 ms Maximum 1 to 64-Byte Page Write Operation
- Low Power Dissipation 40 mA Active Current 100 µA CMOS Standby Current
- Hardware and Software Data Protection •
- DATA Polling and Toggle Bit for End of Write Detection
- High Reliability CMOS Technology Endurance: 100,000 Cycles **Data Retention: 10 Years**
- Single 5V  $\pm$  10% Supply •
- **CMOS and TTL Compatible Inputs and Outputs** •
- **JEDEC Approved Byte-Wide Pinout**
- **Commercial and Industrial Temperature Ranges**

### Description

The AT28HC64B is a high-performance electrically erasable and programmable read only memory (EEPROM). Its 64K of memory is organized as 8,192 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 55 ns with power dissipation of just 220 mW. When the device is deselected, the CMOS standby current is less than 100 µA.

The AT28HC64B is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 64-byte page register to allow (continued)

A11

A8

WE

NC

A7

A5

A3

# **Pin Configurations**

| Pin Name    | Function            |
|-------------|---------------------|
| A0 - A12    | Addresses           |
| CE          | Chip Enable         |
| OE          | Output Enable       |
| WE          | Write Enable        |
| I/O0 - I/O7 | Data Inputs/Outputs |
| NC          | No Connect          |
| DC          | Don't Connect       |

| PDIP, SOIC |
|------------|
| Top View   |
|            |

|      | - 1 |    | ᆞᄼ |    |      |
|------|-----|----|----|----|------|
| NC   |     | 1  | Ŭ  | 28 | vcc  |
| A12  |     | 2  |    | 27 | WE   |
| A7   |     | 3  |    | 26 | NC   |
| A6   |     | 4  |    | 25 | A8   |
| A5   |     | 5  |    | 24 | A9   |
| A4   |     | 6  |    | 23 | A11  |
| A3   |     | 7  |    | 22 | ŌE   |
| A2   |     | 8  |    | 21 | A10  |
| A1   |     | 9  |    | 20 | CE   |
| A0   |     | 10 |    | 19 | I/O7 |
| I/O0 |     | 11 |    | 18 | I/O6 |
| /01  |     | 12 |    | 17 | I/O5 |
| /02  |     | 13 |    | 16 | I/O4 |
| GND  |     | 14 |    | 15 | I/O3 |
|      | l   |    |    |    |      |

TSOP **Top View** OF 28 A10 27 2 A9 26 , -1/05 //06 з 25 4 5 24 VCC A12 A6 44 44 23 6 ---I/O3 7 22 8 21 9 20 I/O2 10 19 11 18 I/O0 17 12 13 16 A1 15 14 PLCC **Top View** A7 NC VCC NC A12 DC WE 1 32 31 30 A6 29 A5 28 Α9 A4 27 A11 A3 ) 8 26 C NC Α2 9 25 OF A10 A1 24 10 CE A0 11 23 Ç NC 12 22 0/07 I/O0 13 21 ( 1/06 14 15 16 17 18 19 20 I/O's 1 2 DC 3 4 5 GND

CE

GND

I/O1

A0

Δ2

Note: PLCC package pins 1 and 17 are DON'T CONNECT.



64K (8K x 8) **High Speed CMOS** E<sup>2</sup>PROM with **Page Write and** Software Data **Protection** 

0274D



# **Description** (Continued)

writing of up to 64-bytes simultaneously. During a write cycle, the addresses and 1 to 64-bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal <u>control</u> timer. The end of a write cycle can be detected by DATA Polling of I/O7. Once the end of a write cycle has been detected, a new access for a read or write can begin. Atmel's AT28HC64B has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 64-bytes of EEPROM for device identification or tracking.

#### DATA INPUTS/OUTPUTS Vcc — 1/00 - 1/07 GND -----\* \* \* \* \* \* \* OE DATA LATCH OE, CE AND WE WE INPUT/OUTPUT LOGIC CE **BUFFERS** Y-GATING Y DECODER ADDRESS **INPUTS** CELL MATRIX **X DECODER IDENTIFICATION**

### **Block Diagram**

#### Absolute Maximum Ratings\*

| Temperature Under Bias55°C to +125°C  |
|---|
| Storage Temperature65°C to +150°C   |
| All Input Voltages<br>(including NC Pins)<br>with Respect to Ground0.6V to +6.25V |
| All Output Voltages<br>with Respect to Ground0.6V to V <sub>CC</sub> + 0.6V       |
| Voltage on $\overline{\text{OE}}$ and A9 with Respect to Ground0.6V to +13.5V     |

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Device Operation**

**READ:** The AT28HC64B is accessed like a Static RAM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The <u>outputs</u> are put in the highimpedance state when either CE or OE is high. This dual line control gives designers flexibility in preventing bus contention in their systems.

**BYTE WRITE:** A low pulse on the WE or  $\overline{CE}$  input with  $\overline{CE}$  or WE low (respectively) and  $\overline{OE}$  high initiates a write cycle. The address is latched on the falling edge of  $\overline{CE}$  or WE, whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or WE. Once a byte write has been started, it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of twc, a read operation will effectively be a polling operation.

**PAGE WRITE:** The page write operation of the AT28HC64B allows 1 to 64-bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; after the first byte is written, it can then be followed by 1 to 63 additional bytes. Each successive byte must be loaded within 150  $\mu$ s (tBLC) of the previous byte. If the tBLC limit is exceeded, the AT28HC64B will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A6 to A12 inputs. For each WE high to low transition during the page write operation, A6 to A12 must be the same.

The A0 to A5 inputs specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

**DATA POLLING:** The AT28HC64B features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle, an attempted read of the last byte written will result in the complement of the written data to be presented on I/O7. Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. DATA Polling may begin at any time during the write cycle.

**TOGGLE BIT:** In addition to DATA Polling, the AT28HC64B provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling, and valid data will be

read. Toggle bit reading may begin at any time during the write cycle.

**DATA PROTECTION:** If precautions are not taken, inadvertent writes may occur during transitions of the host system power supply. Atmel has incorporated both hardware and software features that will protect the memory against inadvertent writes.

**HARDWARE DATA PROTECTION:** Hardware features protect against inadvertent writes to the AT28HC64B in the following ways: (a) V<sub>CC</sub> sense - if V<sub>CC</sub> is below 3.8V (typical), the write function is inhibited; (b) V<sub>CC</sub> power-on delay - once V<sub>CC</sub> has reached 3.8V, the device will automatically time out 5 ms (typical) before allowing a write; (c) write inhibit - holding any one of OE low, CE high or WE high inhibits write cycles; (d) noise filter - pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a write cycle.

**SOFTWARE DATA PROTECTION:** A software-controlled data protection feature has been implemented on the AT28HC64B. When enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP feature may be enabled or disabled by the user; the AT28HC64B is shipped from Atmel with SDP disabled.

SDP is enabled by the user issuing a series of three write commands in which three specific bytes of data are written to three specific addresses (refer to the *Software Data Protection Algorithm* diagram in this data sheet). After writing the 3-byte command sequence and waiting t<sub>WC</sub>, the entire AT28HC64B will be protected against inadvertent writes. It should be noted that even after SDP is enabled, the user may still perform a byte or page write to the AT28HC64B. This is done by preceding the data to be written by the same 3-byte command sequence used to enable SDP.

Once set, SDP remains active unless the disable command sequence is issued. Power transitions do not disable SDP, and SDP protects the AT28HC64B during power-up and power-down conditions. All command sequences must conform to the page write timing specifications. The data in the enable and disable command sequences is not actually written into the device; their addresses may still be written with user data in either a byte or page write operation.

After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device, however. For the duration of twc, read operations will effectively be polling operations.

(continued)





## Device Operation (Continued)

**DEVICE IDENTIFICATION:** An extra 64-bytes of EEPROM memory are available to the user for device identification. By raising A9 to 12V  $\pm$  0.5V and using ad-

dress locations 1FC0H to 1FFFH, the additional bytes may be written to or read from in the same manner as the regular memory array.

#### **DC and AC Operating Range**

|                              |      | AT28HC64B-55 | AT28HC64B-70 | AT28HC64B-90 | AT28HC64B-120 |
|------------------------------|------|--------------|--------------|--------------|---------------|
| Operating                    | Com. | 0°C - 70°C   | 0°C - 70°C   | 0°C - 70°C   | 0°C - 70°C    |
| Temperature (Case)           | Ind. |              | -40°C - 85°C | -40°C - 85°C | -40°C - 85°C  |
| V <sub>CC</sub> Power Supply |      | 5V ± 10%     | $5V\pm10\%$  | $5V\pm10\%$  | 5V ± 10%      |

#### **Operating Modes**

| Mode                  | CE  | ŌĒ                | WE  | I/O             |  |
|-----------------------|-----|-------------------|-----|-----------------|--|
| Read                  | VIL | VIL               | VIH | DOUT            |  |
| Write <sup>(2)</sup>  | VIL | VIH               | VIL | D <sub>IN</sub> |  |
| Standby/Write Inhibit | VIH | X <sup>(1)</sup>  | Х   | High Z          |  |
| Write Inhibit         | Х   | Х                 | VIH |                 |  |
| Write Inhibit         | Х   | VIL               | Х   |                 |  |
| Output Disable        | Х   | VIH               | Х   | High Z          |  |
| Chip Erase            | VIL | VH <sup>(3)</sup> | VIL | High Z          |  |

Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .

2. Refer to the AC Write Waveforms diagrams in this data sheet.

3.  $V_H = 12.0V \pm 0.5V$ .

#### **DC Characteristics**


| Symbol           | Parameter                            | Condition   | Min | Мах                | Units |
|------------------|--------------------------------------|---|-----|--------------------|-------|
| ILI              | Input Load Current                   | $V_{IN} = 0V$ to $V_{CC} + 1V$                              |     | 10                 | μA    |
| ILO              | Output Leakage Current               | $V_{I/O} = 0V$ to $V_{CC}$                                  |     | 10                 | μA    |
| I <sub>SB1</sub> | V <sub>CC</sub> Standby Current CMOS | $\overline{CE} = V_{CC} - 0.3V$ to $V_{CC} + 1V$ Com., Ind. |     | 100 <sup>(1)</sup> | μA    |
| I <sub>SB2</sub> | V <sub>CC</sub> Standby Current TTL  | $\overline{CE} = 2.0V$ to $V_{CC} + 1V$                     |     | 2 <sup>(1)</sup>   | mA    |
| lcc              | V <sub>CC</sub> Active Current       | f = 5 MHz; I <sub>OUT</sub> = 0 mA                          |     | 40                 | mA    |
| VIL              | Input Low Voltage                    |   |     | 0.8                | V     |
| VIH              | Input High Voltage                   |   | 2.0 |                    | V     |
| Vol              | Output Low Voltage                   | lo <sub>L</sub> = 2.1 mA                                    |     | .40                | V     |
| V <sub>OH</sub>  | Output High Voltage                  | I <sub>OH</sub> = -400 μA                                   | 2.4 |                    | V     |

Note: 1.  $I_{SB1}$  and  $I_{SB2}$  for the 55 ns part is 40 mA maximum.

### **AC Read Characteristics**


|                                   |                         | AT28H | C64B-55 | AT28H | C64B-70 | AT28H | C64B-90 | AT28HC | C64B-120 |       |
|-----------------------------------|-------------------------|-------|---------|-------|---------|-------|---------|--------|----------|-------|
| Symbol                            | Parameter               | Min   | Max     | Min   | Max     | Min   | Max     | Min    | Max      | Units |
| tACC                              | Address to Output Delay |       | 55      |       | 70      |       | 90      |        | 120      | ns    |
| tce (1)                           | CE to Output Delay      |       | 55      |       | 70      |       | 90      |        | 120      | ns    |
| toe (2)                           | OE to Output Delay      | 0     | 30      | 0     | 35      | 0     | 40      | 0      | 50       | ns    |
| t <sub>DF</sub> <sup>(3, 4)</sup> | OE to Output Float      | 0     | 30      | 0     | 35      | 0     | 40      | 0      | 50       | ns    |
| toн                               | Output Hold             | 0     |         | 0     |         | 0     |         | 0      |          | ns    |

# AC Read Waveforms <sup>(1, 2, 3, 4)</sup>




- Notes: 1.  $\overline{CE}$  may be delayed up to t<sub>ACC</sub> t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub>.
  - OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3. t<sub>DF</sub> is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first (C<sub>L</sub> = 5 pF).
- 4. This parameter is characterized and is not 100% tested.

#### Input Test Waveforms and Measurement Level



# **Output Test Load**



### **Pin Capacitance** (f = 1 MHz, T = $25^{\circ}$ C)<sup>(1)</sup>

|                 | Тур | Max | Units | Conditions     |
|-----------------|-----|-----|-------|----------------|
| C <sub>IN</sub> | 4   | 6   | pF    | $V_{IN} = 0V$  |
| Соит            | 8   | 12  | pF    | $V_{OUT} = 0V$ |

Note: 1. This parameter is characterized and is not 100% tested.






### **AC Write Characteristics**


| Symbol    | Parameter  | Min | Max | Units |
|-----------|--|-----|-----|-------|
| tas, toes | Address, OE Set-up Time                                  | 0   |     | ns    |
| tан       | Address Hold Time  | 50  |     | ns    |
| tcs       | Chip Select Set-up Time                                  | 0   |     | ns    |
| tсн       | Chip Select Hold Time                                    | 0   |     | ns    |
| twp       | Write Pulse Width ( $\overline{WE}$ or $\overline{CE}$ ) | 100 |     | ns    |
| tDS       | Data Set-up Time   | 50  |     | ns    |
| tdн, toeн | Data, OE Hold Time                                       | 0   |     | ns    |

## **AC Write Waveforms**

#### WE Controlled




# **CE** Controlled



#### **Page Mode Characteristics**


| Symbol       | Parameter              | Min | Max | Units |
|--------------|------------------------|-----|-----|-------|
| twc          | Write Cycle Time       |     | 10  | ms    |
| tas          | Address Set-up Time    | 0   |     | ns    |
| tан          | Address Hold Time      | 50  |     | ns    |
| tDS          | Data Set-up Time       | 50  |     | ns    |
| tDH          | Data Hold Time         | 0   |     | ns    |
| twp          | Write Pulse Width      | 100 |     | ns    |
| <b>t</b> BLC | Byte Load Cycle Time   |     | 150 | μs    |
| twpн         | Write Pulse Width High | 50  |     | ns    |

## Page Mode Write Waveforms (1, 2)




Notes: 1. <u>A6</u> through A12 must specify the same page address during each high to low transition of WE (or CE). 2. OE must be high only when WE and CE are both low.

### **Chip Erase Waveforms**





#### Software Data Protection Enable Algorithm <sup>(1)</sup>




Notes for software program code:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A12 - A0 (Hex).
- 2. Write Protect state will be activated at end of write even if no other data is loaded.
- 3. Write Protect state will be deactivated at end of write period even if no other data is loaded.
- 4. 1 to 64-bytes of data are loaded.

DATA

#### Software Data Protection Disable Algorithm <sup>(1)</sup>



Software Protected Write Cycle Waveforms (1, 2) OE CE tWP tWPH tBLC WE tAS tAH tDH A0 - A5 BYTE ADDRESS 1555 0AAA 1555 A6 - A12 PAGE ADDRESS tDS

Notes: 1. A6 through A12 must specify the same page address during each high to low transition of WE (or CE) after the software code has been entered.

A0

BYTE 0

BYTE 62

BYTE 63

tWC-

55

2.  $\overline{OE}$  must be high only when  $\overline{WE}$  and  $\overline{CE}$  are both low.

AA


# AT28HC64B

# Data Polling Characteristics (1)

| Symbol | Parameter                         | Min | Тур | Max | Units |
|--------|-----------------------------------|-----|-----|-----|-------|
| tdн    | Data Hold Time                    | 0   |     |     | ns    |
| tоен   | OE Hold Time                      | 0   |     |     | ns    |
| toe    | OE to Output Delay <sup>(2)</sup> |     |     |     | ns    |
| twR    | Write Recovery Time               | 0   |     |     | ns    |

Notes: 1. These parameters are characterized and not 100% tested. 2. See AC Read Characteristics.

#### Data Polling Waveforms




### **Toggle Bit Characteristics**<sup>(1)</sup>

| Symbol       | Parameter              | Min | Тур | Max | Units |
|--------------|------------------------|-----|-----|-----|-------|
| tdн          | Data Hold Time         | 10  |     |     | ns    |
| tоен         | OE Hold Time           | 10  |     |     | ns    |
| tOE          | OE to Output Delay (2) |     |     |     | ns    |
| <b>tOEHP</b> | OE High Pulse          | 150 |     |     | ns    |
| twR          | Write Recovery Time    | 0   |     |     | ns    |


Notes: 1. These parameters are characterized and not 100% tested. 2. See AC Read Characteristics.


# Toggle Bit Waveforms (1, 2, 3)












NORMALIZED SUPPLY CURRENT vs.



AT28HC64B

# Ordering Information <sup>(1)</sup>

| tACC | t <sub>ACC</sub> I <sub>CC</sub> (mA) |         | Ourdenie is On de  |                           |                               |  |
|------|---------------------------------------|---------|--|---------------------------|-------------------------------|--|
| (ns) | Active                                | Standby | Ordering Code  | Package                   | Operation Range               |  |
| 55   | 40                                    | 0.1     | AT28HC64B-55JC<br>AT28HC64B-55PC<br>AT28HC64B-55SC                   | 32J<br>28P6<br>28S        | Commercial<br>(0°C to 70°C)   |  |
| 70   | 40                                    | 0.1     | AT28HC64B-70JC<br>AT28HC64B-70PC<br>AT28HC64B-70SC<br>AT28HC64B-70TC | 32J<br>28P6<br>28S<br>28T | Commercial<br>(0°C to 70°C)   |  |
|      | 40                                    | 0.1     | AT28HC64B-70JI<br>AT28HC64B-70PI<br>AT28HC64B-70SI<br>AT28HC64B-70TI | 32J<br>28P6<br>28S<br>28T | Industrial<br>(-40°C to 85°C) |  |
| 90   | 40                                    | 0.1     | AT28HC64B-90JC<br>AT28HC64B-90PC<br>AT28HC64B-90SC<br>AT28HC64B-90TC | 32J<br>28P6<br>28S<br>28T | Commercial<br>(0°C to 70°C)   |  |
|      | 40                                    | 0.1     | AT28HC64B-90JI<br>AT28HC64B-90PI<br>AT28HC64B-90SI<br>AT28HC64B-90TI | 32J<br>28P6<br>28S<br>28T | Industrial<br>(-40°C to 85°C) |  |
| 120  | 40                                    | 0.1     | AT28HC64B-12JC<br>AT28HC64B-12PC<br>AT28HC64B-12SC<br>AT28HC64B-12TC | 32J<br>28P6<br>28S<br>28T | Commercial<br>(0°C to 70°C)   |  |
|      | 40                                    | 0.1     | AT28HC64B-12JI<br>AT28HC64B-12PI<br>AT28HC64B-12SI<br>AT28HC64B-12TI | 32J<br>28P6<br>28S<br>28T | Industrial<br>(-40°C to 85°C) |  |

Note: 1. See Valid Part Number table below.





#### **Valid Part Numbers**

| Device Numbers | Speed | Package and Temperature Combinations |  |
|----------------|-------|--------------------------------------|--|
| AT28HC64B      | 55    | PC, SC                               |  |
| AT28HC64B      | 70    | JI, PC, PI, SC, SI, TC, TI           |  |
| AT28HC64B      | 90    | JI, PC, PI, SC, SI, TC, TI           |  |
| AT28HC64B      | 12    | JI, PC, PI, SC, SI, TC, TI           |  |

The following table lists standard Atmel products that can be ordered.

| Package Type |  |  |  |
|--------------|--|--|--|
| 32J          | 32 Lead, Plastic J-Leaded Chip Carrier (PLCC)                |  |  |
| 28P6         | 28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)     |  |  |
| 28S          | 28 Lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC) |  |  |
| 28T          | 28 Lead, Plastic Thin Small Outline Package (TSOP)           |  |  |

# AT28HC64B