

Data sheet acquired from Harris Semiconductor SCHS044C – Revised September 2003

CMOS Low-Power Monostable/Astable Multivibrator

High Voltage Types (20-Volt Rating)

actable multivibrator with logic techniques incorporated to permit positive or negative edge-triggered monostable multivibrator action with retriggering and external counting options.

Inputs include +TRIGGER, -TRIGGER, ASTABLE, ASTABLE, RETRIGGER, and EXTERNAL RESET. Buffered outputs are Q, Q, and OSCILLATOR. In all modes of operation, and external capacitor must be connected between C-Timing and RC-Common terminals, and an external resistor must be connected between the R-Timing and RC-Common terminals.

Astable operation is enabled by a high level on the ASTABLE input or a low level on the ASTABLE input, or both. The period of the square wave at the Q and Q Outputs in this mode of operation is a function of the external components employed. "True" input pulses on the ASTABLE input or "Complement" pulses on the ASTABLE input allow the circuit to be used as a gatable multivibrator. The OSCILLATOR output period will be half of the Q terminal output in the astable mode. However, a 50% duty cycle is not guaranteed at this output.

The CD4047B triggers in the monostable mode when a positive-going edge occurs on the +TRIGGER-input while the -TRIGGER is held low. Input pulses may be of any duration relative to the output pulse.

If retrigger capability is desired, the RETRIGGER input is pulsed. The retriggerable mode of operation is limited to positive-going edge. The CD4047B will retrigger as long as the RETRIGGER-input is high, with or without transitions (See Fig. 34).

An external countdown option can be implemented by coupling "Q" to an external "N" counter and resetting the counter with the trigger pulse. The counter output pulse is fed back to the ASTABLE input and has a duration equal to N times the period of the multivibrator.

A high level on the EXTERNAL RESET input assures no output pulse during an "ON" power condition. This input can also be activated to terminate the output pulse at any time. For monostable operation, whenever V_{DD} is applied, an internal power-on reset circuit will clock the Q output low within one output period (t_M).

The CD4047B-Series types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).

CD4047B Types

Features:


- Low power consumption: special CMOS oscillator configuration
- Monostable (one-shot) or astable (free-running) operation
- True and complemented buffered outputs
- Only one external R and C required
- Buffered inputs
- 100% tested for quiescent current at 20 V
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Monostable Multivibrator Features:

- Positive- or negative-edge trigger
 Output pulse width independent of
- Output pulse width independent of trigger pulse duration
- Retriggerable option for pulse width expansion
- Internal power-on reset circuit
- Long pulse widths possible using small RC components by means of external counter provision
- Fast recovery time essentially independent of pulse width
- Pulse-width accuracy maintained at duty cycles approaching 100%

Astable Multivibrator Features:

- Free-running or gatable operating modes
- 50% duty cycle



- Oscillator output available
- Good astable frequency stability: Frequency deviation:
 - = $\pm 2\% + 0.03\%$ /°C @ 100 kHz = $\pm 0.5\% + 0.015\%$ /°C @ 10 kHz (circuits "trimmed" to frequency $V_{DD} = 10 \text{ V} \pm 10\%$)

Applications:

Digital equipment where low-power dissipation and/or high noise immunity are primary design requirements:

- Envelope detection
- Frequency multiplication
- Frequency division
- Frequency discriminators
- Timing circuits
- Time-delay applications

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	L#N	ITS	UNITS
	MIN.	MAX.	OM149
Supply-Voltage Range (For TA = Full Package Temperature Range)	3	18	٧
NOTE: IF AT 15 V OPERATION A 10 MQ RESISTOR IS USED TEMPERATURE SHOULD BE BETWEEN -25°C and 10		ATING	

MAXIMUM RATINGS, Absolute-Maximum Values:


DC SUPPLY-VOLTAGE RANGE, (V _{DD})	
Voltages referenced to VSS Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to V _{DD} +0.5V
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	•
For T _A = -55°C to +100°C	500mW
For TA = +100°C to +125°C	Berate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package 1	'ypes)
OPERATING-TEMPERATURE RANGE (TA)	
STORAGE TEMPERATURE RANGE (Tato)	65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
All distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s ma	x+265°G

CD4047B Types

CD4047B FUNCTIONAL TERMINAL CONNECTIONS NOTE: IN ALL CASES EXTERNAL RESISTOR BETWEEN TERMINALS 2 AND 3^A EXTERNAL CAPACITOR BETWEEN TERMINALS 1 AND 3^A

	TERMIN	AL CONNE	CTIONS	OUTPUT	OUTPUT PERIOD
FUNCTION	TO V _{DD}	TO V _{\$\$}	INPUT TO	PULSE FROM	OR PULSE WIDTH
Astable Multivibrator:					
Free Running	4,5,6,14	7,8,9,12	<u> </u>	10,11,13	$t_A (10,11) = 4.40 RC$
True Gating	4,6,14	7,8,9,12	5	10,11,13	tA (13) = 2.20 RC#
Complement Gating	6,14	5,7,8,9,12	4	10,11,13	7
Monostable Multivibrator:					<u> </u>
Positive-Edge Trigger	4,14	5,6,7,9,12	8	10,11	1
Negative-Edge Trigger	4,8,14	5,7,9,12	6	10,11	t _M (10,11) = 2.48 RC
Retriggerable	4,14	5,6,7,9	8,12	10,11	""
External Countdown	14	5,6,7,8,9,12	_ .	10,11	

- ▲ See Text.
- * First positive $\frac{1}{2}$ cycle pulse-width = 2.48 RC, see Note on Page 3-134.
- * Input Pulse to Reset of External Counting Chip External Counting Chip Output To Terminal 4



ASTABLE (3)

ASTABLE (4)

TRIGGER (6)

TRIGGER (7)

TRIGGER (7)

TRIGGER (8)

VDD (4)

VSS (7)

EXTERNAL (9)

WDD (1)

TERMINAL 3 IS MORE SENSITIVE TO STATIC ELECTRICAL DISCHARGE EXTRA MARDLE MARDLE

Fig. 2—CD4047B logic diagram.

CD4047B Types




Fig. 3—Detail logic diagram for flip-flops FF1 and FF3 (a) and for flip-flops FF2 and FF4 (b).




Fig. 4—Typical output low (sink) current characteristics.




Fig. 5—Minimum output low (sink) current characteristics.

STATIC ELECTRICAL CHARACTERISTICS

CHARAC- TERIS-	co	NDITIO	NS	LIMITS AT INDICATED TEMPERATURES (°C)								
TICS	νo	VIN	VDD				+ 25	UNITS				
	(v)	(V)	(V)	-55	-40	+85	+ 125	Min.	Тур.	Max.		
Quiescent		0,5	5	1	1	30	30 -	_	0.02	1		
Device Cur-		0,10	10_	2	2	60	60	_	0.02	2		
rent, I _{DD}	-	0,15	15	4	4	120	120	_	0.02	4	µA ⁴	
Max.	_	0,20	20	20	20	600	600	-	0.04	20		
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	_		
(Sink)	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6]	
Current IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_	mA	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	_]	
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	<u> </u>]	
Current,	9.5	0,10	10	-1.6	1.5	-1.1	-0.9	-1.3	-2.6]	
IOH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	_		
Output Volt-		0,5	5		0.0)5		_	_0	0.05		
age: Low-	_	0,10	10	L	0.0)5			0	0.05	l v l	
Level V _{OL} Max.	**	0,15	15		0.0	05	-:	_	. 0	0.05		




Fig. 6—Typical output high (source) current characteristics.




Fig. 7—Minimum output high (source) current characteristics.




Fig. 8—Typical propagation delay time as a function of load capacitance (Astable, Astable to Q, Q).




Fig. 9—Typical propagation delay time as a function of load capacitance (+ or - trigger to Q, Q).

STATIC ELECTRICAL CHARACTERISTICS (CONTINUED)

CHARAC- TERIS-	COI	IDITIO	NS	FIMI	LIMITS AT INDICATED TEMPERATURES (°C)							
TICS	v _o	VIN	VDD	+ 25							UNITS	
	(V)	(V)	(V)	-55	-40	+85	+ 125	Min.	Тур.	Max.]	
Output Volt-		0.5	5		4.9	7 5		4.95	5			
age; High-		0,10	10		9.9) 5		9.95	10	_	1	
Level, V _{OH}	_	0,15	15		14,	95		14.95	15	-	. V	
Input Low	0.5,4.5	<u> </u>	5	1.5			_	_	1.5			
Voltage, V _{IL}	1,9		10		3			_		3	1	
Max.	1.5,13.5	-	15		4			_	_	4	v	
Input High	0.5,4.5	_	5		3.	5		3.5	_		1 '	
Voltage,	1.9		10 7		7		_	1				
V _{IH} Min.	1.5,13.5	_	15		1.	1		11			1	
Input Cur- rent I _{IN} Max.	_	0,18	18	±0.1 ±0.1 ±1 ±1				_	± 10 ⁵	±0.1	μΑ	

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = 25°C; Input tota = 20 ns,

 $C_{L} = 50 \ \rho F_{r}, R_{L} = 200 \ k\Omega$

CHARACTERISTIC	Voc (V)		LIMITS		UNITS
	¥00 (¥)	MIN.	TYP.	MAX.	UNITE
Propagation Delay Time, tell, tell	5		200	400	
Astable, Astable to Osc. Out	10	-	100	200	
	15		80	160	
	5	_	350	700	1
Astable, Astable to Q, Q	10	-	175	350	
	15	-	125	250	
· · · · · · · · · · · · · · · · · · ·	5	-	500	1000	1 .
+ or - Trigger to Q, Q	10	-	225	450	
	15	l –	150	300	
	5		300	800	1
Retrigger to Q, Q	10	-	150	300	1
	15	l –	100	200	
	5		250	500	1
External Reset to Q, Q	10	l –	100	200	ns.
	15	–	70	140	1
Transition Time, true	- 5		100	200	1
Osc. Out, Q, 🖸	10	-	50	100	
•	15	_	40	80	
Minimum Input Pulse	5		200	400	1
Width, tw	10	l –	80	160	1
+ Trigger, ~ Trigger	15	-	50	100	
	5	-	100	200	1
Reset	10		50	100	[
	15	l –	30	60	
	5		300	600	1
Retrigger	10	_	115	230	l .
the second second second second	15	_	75	150	
nout Rise and Fall Time, t.l.				· ·	
Ali Trigger Inputs	1	1		l	
For + Trigger: t _i	5	_	270		
t, only is unlimited	10	l –	18	l –	
	15	<u> </u>	9	_	μs
For - Trigger: t,	5		325	_	1
t _f only is unlimited	10		9	l –	1
-	15	_	4	l –	1
Q or Q Deviation from 50%	5		±0.5	±1	
Duty Factor	10	_	±0.5	±1	96
•	15	i _	±0.1	±0.5	~
Input Capacitance, Cin	Any Input	<u> </u>	5	7.7	I




Fig. 10—Typical transition time as a function of load capacitance.




Fig. 11—Typical astable oscillator or Q, \overline{Q} period accuracy vs. supply voltage.




Fig. 12—Typical astable oscillator or Q, Q period accuracy vs. supply voltage.




Fig. 13—Typical astable oscillator or Q, \overline{Q} period accuracy vs. supply voltage.

CD4047B Types




Fig. 14—Typical astable oscillator or Q, Q period accuracy vs. ambient temperature (ultra-low frequency).




Fig. 17—Typical astable oscillator or Q, Q period accuracy vs. ambient temperature (high-frequency).




Fig. 20—Typical output pulse-width variations vs. supply voltage.




Fig. 23—Typical output pulse-width variations vs. ambient temperature.




Fig. 15—Typical astable oscillator or Q, Q period accuracy vs. ambient temperature (low frequency).




Fig. 18—Typical astable oscillator or Q, Q period accuracy vs. ambient temperature.




Fig. 21—Typical output pulse-width variations vs. supply voltage.




Fig. 24—Typical output pulse-width variations vs. ambient temperature.




Fig. 16—Typical astable oscillator or Q, Q period accuracy vs. ambient temperature (medium frequency).




Fig. 19—Typical output pulse-width variations vs. supply voltage.




Fig. 22—Typical output pulse-width variations vs. ambient temperature.




Fig. 25—Typical output pulse-width variations vs. ambient temperature.




Fig. 26—Typical power dissipation vs. output frequency ($V_{DD} = 5 \text{ V}$).




Fig. 27—Typical power dissipation vs. output frequency ($V_{DD} = 10 \text{ V}$).




Fig. 28—Typical power dissipation vs. output frequency ($V_{DD} = 15.V$).




Fig. 29—Quiescent device current test circuit.




Fig. 30-input-voltage test circuit.




Fig. 31—Input-leakage-current test circuit.

1. Astable Mode Design Information

A. Unit-to-Unit Transfer-Voltage
Variations — The following analysis presents variations from unit to unit as a function of transfer-voltage (V_{TP}) shift (33%—57% V_{DD}) for free-running (astable) operation.

Fig. 32—Astable mode waveforma

$$t_1 = -RC \ln \frac{V_{TR}}{V_{DD} + V_{TR}}$$
;
typically, $t_1 = 1.1 RC$

$$t_2 = -RC \ln \frac{V_{DD} - V_{TR}}{2V_{DD} - V_{TR}};$$

$$typically, t_2 = 1.1 RC$$
 $t_A = 2(t_1 + t_2)$

$$= -2 RC \ln \frac{(V_{TR})(V_{DD} - V_{TR})}{(V_{DD} + V_{TR})(2V_{DD} - V_{TR})}$$

thus if $E_A = 4.40$ RC is used, the variation will be +5%, -0% due to variations in transfer voltage.

B. Variations Due to V_{DD} and Temperature Changes — In addition to variations from unit to unit, the astable period varies with V_{DD} and temperature. Typical variations are presented in graphical form in Figs. 11 to 18 with 103 as reference for vertage tentations curves and 25°C as reference for temperature variations curves.

II. Manostable Mode Design Information The following analysis presents variations from unit to unit as a function of transfer-voltage (V_{TP}) shift (33% — 67% V_{DD}) for one-shot (monostable) operation.





Fig. 33-Monostable waveforms.



typically, t₁' = 1.38 RC

$$t_{M} = (t_{1}r_{+} t_{2})$$

$$t_{M} = -RC \ln \frac{(V_{TR})(V_{DD} - V_{TR})}{(2V_{DD} - V_{TR})(2V_{DD})}$$

where $t_M = Monostable$ mode pulse width. Values for t_M are as follows:

Typ: $V_{TR} = 0.5 \ V_{DD}$ $t_{M} = 2.48 \ RC$ Min: $V_{TR} = 0.33 \ V_{DD}$ $t_{M} = 2.71 \ RC$ Max: $V_{TR} = 0.67 \ V_{DD}$ $t_{M} = 2.48 \ RC$

thus is $t_{M}=2.48\,{\rm RC}$ is used, the variation will be $+9.3\%,\,-0\%$ due to variations in transfer voltage.

Note:

In the astable mode, the first positive half cycle has a duration of t_{M} ; succeeding durations are $t_{\Delta}/2$.

In addition to variations from unit to unit, the monostable pulse width varies with VDD and temperature. These variations are presented in graphical form in Fig. 19 to 26 with 10 V as reference for voltage-variation curves and 25°C as reference for temperature-variation curves.

III. Retrigger Mode Operation

The CD4047B can be used in the retrigger mode to extend the output-pulse duration, or to compare the frequency of an input signal with that of the internal oscillator. In the retrigger mode the input pulse is applied to terminal 12, and the output is taken from terminal 10 or 11. As shown in Fig. 34 normal monostable action is obtained when one retrigger pulse is applied. Extended pulse duration is obtained when more than one pulse is applied.

targer than the CMOS "ON" resistance in series with it, which typically is hundreds of ohms. In addition, with very large values of R, some short-term instability with respect to time may be noted.

The recommended values for these components to maintain agreement with

tion of leakage current in the circuit, as shown in the static electrical characteristics. For dynamic operation, the power needed to charge the external timing capacitor C is given by the following formulae:



 $P = 2CV^2f$. (Output at terminal No. 13) $P = 4CV^2f$. (Output at terminal Nos. 10 and 11)

Monostable Mode:

$$P = \frac{(2.9\text{GV}^2) \text{ (Duty Cycle)}}{T}$$




Fig. 34-Retrigger-mode waveforms.

For two input pulses, $t_{RE}=t_1^\prime+t_1^\prime+2t_2$. For more than two pulses, the output pulse width is an integral number of time periods, with the first time period being $t_1^\prime+t_2$, typically, 2.48RC, and all subsequent time periods being $t_1^\prime+t_2$, typically, 2.2RC.

IV. External Counter Option

Time t_M can be extended by any amount with the use of external counting cir-

cultry. Advantages include digitally controlled pulse duration, small timing capacitors for long time periods, and extremely fast recovery time. A typical implementation is shown in Fig. 35. The pulse duration at the output is

$$t_{ext} = (N - 1)(t_A) + (t_M + t_A/2)$$

where $t_{\rm ext}$ = pulse duration of the circuitry, and N is the number of counts used.




Fig. 35—Implementation of external counter option.

9201-2904

V. Timing-Component Limitations

The capacitor used in the circuit should be non-polarized and have low leakage (i.e. the parallel resistance of the capacitor should be at least an order of magnitude greater than the external resistor used). There is no upper or lower limit for either R or C value to maintain oscillation.

However, in consideration of accuracy, C must be much larger than the inherent stray capacitance in the system (unless this capacitance can be measured and taken into account). R must be much

previously calculated formulas without trimming should be:

C ≥ 100 pF, up to any practical value, for astable modes;

C ≥ 1000 pF, up to any practical value for monostable modes.

10 kΩ ≤ R ≤ 1 MΩ


VI. Power Consumption

in the standby mode (Monostable or Astable), power dissipation will be a func-

(Output at terminal Nos. 10 and 11)

The circuit is designed so that most of the total power is consumed in the external components. In practice, the lower the values of frequency and voltage used, the closer the actual power dissipation will be to the calculated value.

Because the power dissipation does not depend on R, a design for minimum power dissipation would be a small value of C. The value of R would depend on the desired period (within the limitations discussed above). See Figs. 27, 28, and 29 for typical power consumption in astable mode.



Chip dimensions and pad layout for CD4047B

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mills (10⁻³ inch).





29-Mar-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
8102001CA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	8102001CA CD4047BF3A	Samples
CD4047BD3	ACTIVE	CDIP SB	JD	14	1	TBD	AU	N / A for Pkg Type	-55 to 125	CD4047BD/3	Samples
CD4047BE	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4047BE	Samples
CD4047BEE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4047BE	Samples
CD4047BF	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD4047BF	Samples
CD4047BF3A	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	8102001CA CD4047BF3A	Samples
CD4047BM	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4047BM	Samples
CD4047BM96	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4047BM	Samples
CD4047BM96G4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4047BM	Samples
CD4047BMG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4047BM	Samples
CD4047BMT	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4047BM	Samples
CD4047BNSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4047B	Samples
CD4047BPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM047B	Samples
CD4047BPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM047B	Samples
CD4047BPWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM047B	Samples
CD4047BPWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM047B	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

PACKAGE OPTION ADDENDUM



29-Mar-2015

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4047B, CD4047B-MIL:

Catalog: CD4047B

Military: CD4047B-MIL

NOTE: Qualified Version Definitions:



PACKAGE OPTION ADDENDUM

29-Mar-2015

• Catalog - TI's standard catalog product


www.ti.com


• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Apr-2013


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device Device	Package Type	Package Drawing		SPQ	Reel Diameter	Reel Width	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4047BM96	SOIC	D	14	2500	(mm) 330.0	W1 (mm) 16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD4047BMT	SOIC	D	14	250	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD4047BPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 8-Apr-2013




*All dimensions are nominal

7 till dillitorioriorio aro momina.							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4047BM96	SOIC	D	14	2500	367.0	367.0	38.0
CD4047BMT	SOIC	D	14	250	367.0	367.0	38.0
CD4047BPWR	TSSOP	PW	14	2000	367.0	367.0	35.0

JD (R-CDIP-T14)

CERAMIC SIDE-BRAZE DUAL-IN-LINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Controlling dimension: inch.
- D. Leads within 0.005 (0,13) radius of true position (TP) at gage plane with maximum material condition and unit installed.
- E Angle applies to spread leads prior to installation.
- F Outlines on which the seating plane is coincident with the plane (standoff = 0), terminals lead standoffs are not required, and lead shoulder may equal lead width along any part of the lead above the seating/base plane.
- G Body width does not include particles of packing materials.
- H. A visual index feature must be located within the cross—hatched area.




MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN


PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



CERAMIC DUAL IN LINE PACKAGE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G






CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a certain is using glass int.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.