

CMOS 14-Stage Ripple-Carry Binary Counter/Divider and Oscillator

High-Voltage Types (20-Volt Rating)

■CD4060B consists of an oscillator section and 14 ripple-carry binary counter stages. The oscillator configuration allows design of either RC or crystal oscillator circuits. A RESET input is provided which resets the counter to the all-O's state and disables the oscillator. A high level on the **RESET** line accomplishes the reset function. All counter stages are master-slave flip-flops. The state of the counter is advanced one step in binary order on the negative transition of ϕ_I (and ϕ_0). All inputs and outputs are fully buffered. Schmitt trigger action on the input-pulse line permits unlimited input-pulse rise and fall times.

The CD4060B-series types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

MAXIMUM RATINGS, Absolute Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)

POWER DISSIPATION PER PACKAGE (PD):

DEVICE DISSIPATION PER OUTPUT TRANSISTOR


LEAD TEMPERATURE (DURING SOLDERING);

Features:

- 12 MHz clock rate at 15 V
- Common reset
- Fully static operation
- Buffered inputs and outputs
- Schmitt trigger input-pulse line
- 100% tested for guiescent current at 20 V
- Standardized, symmetrical output characteristics
- = 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for description of "B" Series CMOS Devices"


Oscillator Features:

- All active components on chip
- RC or crystal oscillator configuration
- RC oscillator frequency of 690 kHz min. at 15 V



Applications

- Control counters
- Timers
- Frequency dividers
- Time-delay circuits





 Voltagés referenced to V_{SS} Terminal)
 -0.5V to +20V


 INPUT VOLTAGE RANGE, ALL INPUTS
 -0.5V to V_{DD} +0.5V

 DC INPUT CURRENT, ANY ONE INPUT
 ±10mA

 FOR T_A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
 100mW


 OPERATING-TEMPERATURE RANGE (T_A)
 -55°C to +125°C

 STORAGE TEMPERATURE RANGE (T_{stg})
 -65°C to +150°C



9205-29072

Fig. 2 - Detail of typical flip-flop stage.




Copyright © 2003, Texas Instruments Incorporated

CD4060B Types

STATIC ELECTRICAL CHARACTERISTICS

CHARAC- TERISTIC	CON	DITIO		LIMITS AT INDICATED TEMPERATURES (°C)							
	V ₀ (V)	V _{IN} (V)	V _{DD} (V)	55	40	+85	+125	Min.	+25 Typ.	Max.	S
· · · · · · · · · · · · · · · · · · ·	_	0,5	5	5	-5	150	150		0.04	5	\vdash
Quiescent Device		0,10	10	10	10	300	300		0.04	10	uА
Current,	· · · ·	0,15	15	20	20	600	600	29	0.04	20	μ.
DD Max.	-	0,20	20	100	100	3000	3000	-	0.08	100	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1 .		
(Sink)Ourrent*,	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6		
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4		6.8	_	
Output High (Source) Current*, I _{OH} Min.	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	m
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1:3	-2.6	-	
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	·	
Output Voltage:	1 - 1 -	0,5	5		Ő	.05	·	0	0.05		
Low-Level,		0,10	10		0	.05	-	0	0.05	1	
VOL Max.		0,15	15		0.	.05	_	0	0.05	١.	
Output	_	0,5	5		4.	95	4.95	. 5			
Voltage: High-Level,		0,10	10		9.	.95	9.95	10	_		
V _{OH} Min.	-	0,15	15		14.	.95	14.95	15	-		
Input Low	0.5,4.5	-	5			1.5	-	_	1.5	┢	
Input Low Voltage V _{IL} Max.	1,9		10			-	-	3			
	1.5,13.5	-	15	4						4	1、
Input High Voltage, V _{IH} Min.	0.5,4.5	-	5	3.5 3.5 -						-	
	1,9	-	10			7	-	-	1		
	1.5,13.5	-	15			11		11	-	-	1
Input Current I _{IN} Max.	.	0,18	18	±0.1 ±0.1 ±1 .±1				-	±10-5	±0.1	μ



COMMERCIAL CMOS COMMERCIAL CMOS

2CS- 2432083

* Data not applicable to terminal 9 or 10.

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges

CHARACTERISTIC	V _{DD}	LIMITS		UNITS
and the second		MIN.	MAX.	
Supply-Voltage Range (For T _A = Full Package Temperature Range)		3	18	v
Input-Pulse Width, t _W (f = 100 kHz)	5 10 15	100 40 30	- - -	ns
Input-Pulse Rise Time and Fall Time, $t_{r\phi}$, $t_{f\phi}$	5 10 15	Unli	mited	
Input-Pulse Frequency, $f_{\phi \underline{I}}$ (External pulse source)	5 10 15	— — —	3.5 8 12	MHz
Reset Pulse Width, t _W	5 10 15	120 60 40	- - +	ns





Fig. 5 — Typical p-channel output high (source) current characteristics.

Fig. 6 — Minimum p-channel output high (source) current characteristics.



			CL =	CL = 50 pF, RL = 200 kΩ				
CHARACTERISTIC	TEST			LIMITS				
	CONDITIONS		MIN.	ТҮР.	MAX.	UNITS		
Input-Pulse Operation						·		
Propagation Delay		5	-	370	740			
Time, $\phi_{\underline{I}}$ to Q4 Out;	•	10	·	150	300			
tPHL, tPLH		15	-	100	200			
Propagation Delay		5	-	100	200			
Time, Q _n to Q _{n+1;}		10	. –	50	100			
tPHL, tPLH	· · · ·	15	-	40	80			
Transition Time,		5	-	100	200			
THL, TLH		10	· _	50	100	ns		
		15	-	40	80	'		
Min. Input-Pulse Width, t _W	f = 100 kHz	5	-	50	100			
	f = 100 kHz	10		20	40			
		15	_	15	30			
Input-Pulse Rise & Fall		5						
Time, t _{rø} , t _{fø}		10	1 (Unlimited				
		15						
Max. Input-Pulse		5	3.5	7	-			
Frequency, f _ø r (External pulse		10	8	16	-	MHz		
source)		15	12	24	-			
Input Capacitance, C ₁	Any Ing	out	-	5	7.5	pF		
Reset Operation			-					
Propagation Delay		5	-	180	360			
Time, tPHL		10	_	80	160			
		15	-	50	100	កន		
Minimum Reset		5	-	60	120			
Pulse Width, t _W		10	-	30	60			
				1	-			

15









Fig. 10 – Typical dynamic power dissipation as a function of input frequency.








1

Fig. 11 - Dynamic power dissipation test circuit.



20

40

_

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$, Input t_r , $t_f = 20 \text{ ns}$, $\textbf{C}_{\textbf{L}}$ = 50 pF, $\textbf{R}_{\textbf{L}}$ = 200 k Ω [cont'd]

CHARACTERISTIC	TEST CONDITIONS	V _{DD} (V)	Min.	Тур.	Max.	UNITS		
RC Operation		······						
Variation of Fre-	C _X = 200 pF,	5		23±10%	23±10% —			
quency (Unit-to-Unit)	$R_{S} = 560 k\Omega$,	10 — 24±10%			—			
quency (Unit-to-Unit)	$R_X = 50 k\Omega$	15) <u>ن</u> ے ا	25±10%		1		
Variation of Fre- quency with voltage	C _X = 200 pF, R _S = 560 kΩ,	5V to 10 V		1.5		kHz		
change (Same Unit)	$R_X = 50 k\Omega$	10V to 15V		0.5	-			
R _X max.	C _X = 10 μF	5	· _	-	20			
K	= 50 μF	10	-	-	20	MΩ		
	= 10 μF	15		-	- 10			
C _X max.	$R_X = 500 k\Omega$	5	_	-	1000			
	= 300 kΩ	10		<u> </u>	50	μF		
	= 300 kΩ	15			50			
Maximum Oscillator	R _X = 5 kΩ R _S = 30 kΩ	10	530	650	810	kHz		
Frequency*	C _X = 15 pF	15	690	800	940	KIIZ		
Drive Current at Pin 9 (For Oscillator								
Design)	V _O = 0.4 V	5	0.16	0.35	_			
IOL	= 0.5 V	10	0.42	0.8				
	= 1.5 V	15	1	2	_	mA		
	V _O = <u>4.6 V</u>	5	-0.16	-0.35	-			
ЮН	= 9.5 V	10	-0.42	0.8	-			
	= 13.5 V	15	-1	-2	-			





Fig. 14 - Quiescent device current.



*RC oscillator applications are not recommended at supply voltages below 7 V for $R_{\chi} <$ 50 kΩ.

9205-27402 Fig. 16 - Input current.

TERMINAL DIAGRAM

14

13

12

æ

\$ ∳o

92CS-23761R2

(TOP VIEW)

012 Q13 Q14

Q6 Q5

07

04

Vss


VSS

VDD OR VSS

- VDD - QIO - Q8 - Q9


- RESET

‡1 ∓0



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).

Chip dimensions and pad layout for CD4060B





3-161

COMMERCIAL CMOS HIGH VOLTAGE ICs

3

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	n MSL Peak Temp ⁽³⁾
CD4060BE	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD4060BF	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
CD4060BF3A	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
CD4060BM	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
CD4060BM96	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
CD4060BMT	ACTIVE	SOIC	D	16	250	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
CD4060BNSR	ACTIVE	SO	NS	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
CD4060BPW	ACTIVE	TSSOP	PW	16	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
CD4060BPWR	ACTIVE	TSSOP	PW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012 variation AC.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.




MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.