

No. 5483

### LC662304A, 662306A, 662308A, 662312A, 662316A

# Four-Bit Single-Chip Microcontrollers with 4, 6, 8, 12, and 16 KB of On-Chip ROM

### **Preliminary**

#### Overview

The LC662304A, LC662306A, LC662308A, LC662312A, and LC662316A are 4-bit CMOS microcontrollers that integrate on a single chip all the functions required in a special-purpose telephone controller, including ROM, RAM, I/O ports, a serial interface, a DTMF generator, timers, and interrupt functions. These microcontrollers are available in a 42-pin package.

#### **Features and Functions**

- On-chip ROM capacities of 4, 6, 8, 12, and 16 kilobytes, and an on-chip RAM capacity of 512 × 4 bits.
- Fully supports the LC66000 Series common instruction set (128 instructions).
- I/O ports: 36 pins
- · DTMF generator

This microcontroller incorporates a circuit that can generate two sine wave outputs, DTMF output, or a melody output for software applications.


- 8-bit serial interface: one circuit
- Instruction cycle time: 0.95 to 10 µs (at 3.0 to 5.5 V)
- Powerful timer functions and prescalers
  - Time limit timer, event counter, pulse width measurement, and square wave output using a 12-bit timer.
  - Time limit timer, event counter, PWM output, and square wave output using an 8-bit timer.
  - Time base function using a 12-bit prescaler.
- Powerful interrupt system with 10 interrupt factors and 7 interrupt vector locations.
  - External interrupts: 3 factors/3 vector locations
  - Internal interrupts: 4 factors/4 vector locations
     (Waveform output internal interrupts: 3 factors and 1 vector; shared with external expansion interrupts)
- Flexible I/O functions
  Selectable options include 20-mA drive outputs, inverter circuits, pull-up and open drain circuits.
- Optional runaway detection function (watchdog timer)
- 8-bit I/O functions
- Power saving functions using halt and hold modes.
- Packages: DIP42S, QIP48E (QFP48E)
- Evaluation LSIs: LC66599 (evaluation chip) + EVA800/850-TB662YXX2

LC66E2316(on-chip EPROM microcontroller)

### **Package Dimensions**


unit: mm

#### 3025B-DIP42S



unit: mm

#### 3156-QFP48E





# **Series Organization**

	pins	ROM capacity	RAM capacity	Pac	ckage	Features	
LC66304A/306A/308A	42	4 K/6 K/8 KB	512 W	DIP42S	QFP48E		
LC66404A/406A/408A	42	4 K/6 K/8 KB	512 W	DIP42S	QFP48E	Normal versions 4.0 to 6.0 V/0.92 µs	
LC66506B/508B/512B/516B	64	6 K/8 K/12 K/16 KB	512 W	DIP64S	QFP64A	4.0 10 0.0 γ/0.32 μδ	
LC66354A/356A/358A	42	4 K/6 K/8 KB	512 W	DIP42S	QFP48E		
LC66354S/356S/358S	42	4 K/6 K/8 KB	512 W		QFP44M	Low-voltage versions 2.2 to 5.5 V/3.92 µs	
LC66556A/558A/562A/566A	64	6 K/8 K/12 K/16 KB	512 W	DIP64S	QFP64E	2.2 to 5.5 V/3.92 μs	
LC66354B/356B/358B	42	4 K/6 K/8 KB	512 W	DIP42S	QFP48E	Low-voltage high-speed versions	
LC66556B/558B/562B/566B	64	6 K/8 K/12 K/16 KB	512 W	DIP64S	QFP64E	3.0 to 5.5 V/0.92 μs	
LC66354C/356C/358C	42	4 K/6 K/8 KB	512 W	DIP42S	QFP48E	2.5 to 5.5 V/0.92 μs	
LC662104A/06A/08A	30	4 K/6 K/8 KB	384 W	DIP30SD	MFP30S	0 11 5715	
LC662304A/06A/08A/12A/16A	42	4 K/6 K/8 K/12 K/16 KB	512 W	DIP42S	QFP48E	On-chip DTMF generator versions 3.0 to 5.5 V/0.95 µs	
LC662508A/12A/16A	64	8 K/12 K/16 KB	512 W	DIP64S	QFP64E	ο.ο το ο.ο γγο.οο μο	
LC665304A/06A/08A/12A/16A	48	4 K/6 K/8 K/12 K/16 KB	512 W	DIP48S	QFP48E	Dual oscillator support 3.0 to 5.5 V/0.95 μs	
LC66E308	42	EPROM 8 KB	512 W	DIC42S with window	QFC48 with window		
LC66P308	42	OTPROM 8 KB	512 W	DIP42S	QFP48E		
LC66E408	42	EPROM 8 KB	512 W	DIC42S with window	QFC48 with window	Window and OTP evaluation versions	
LC66P408	42	OTPROM 8 KB	512 W	DIP42S	QFP48E	4.5 to 5.5 V/0.92 μs	
LC66E516	64	EPROM 16 KB	512 W	DIC64S with window	QFC64 with window		
LC66P516	64	OTPROM 16 KB	512 W	DIP64S	QFP64E		
LC66E2108*	30	EPROM 8 KB	384 W				
LC66E2316	42	EPROM 16 KB	512 W	DIC42S with window	QFC48 with window	Window evaluation versions	
LC66E2516	64	EPROM 16 KB	512 W	DIC64S with window	QFC64 with window	4.5 to 5.5 V/0.92 μs	
LC66E5316	52/48	EPROM 16 KB	512 W	DIC52S with window	QFC48 with window		
LC66P2108*	30	OTPROM 8 KB	384 W	DIP30SD	MFP30S		
LC66P2316*	42	OTPROM 16 KB	512 W	DIP42S	QFP48E	ОТР	
LC66P2516	64	OTPROM 16 KB	512 W	DIP64S	QFP64E	4.0 to 5.5 V/0.95 μs	
LC66P5316	48	OTPROM 16 KB	512 W	DIP48S	QFP48E		

Note: \* Under development

#### **Pin Assignments**






We recommend the use of reflow-soldering techniques to solder-mount QFP packages.

Please consult with your Sanyo representative for details on process conditions if the package itself is to be directly immersed in a dip-soldering bath (dip-soldering techniques).

### **System Block Diagram**



#### Differences between the LC663XX Series and the LC6623XX Series

Item	LC6630X Series (Including the LC66599 evaluation chip)	LC6635XB Series	LC6623XX Series
System differences  • Hardware wait time (number of cycles) when hold mode is cleared	65536 cycles About 64 ms at 4 MHz (Tcyc = 1 μs)	16384 cycles About 16 ms at 4 MHz (Tcyc = 1 μs)	16384 cycles About 16 ms at 4 MHz (Tcyc = 1 μs)
Value of timer 0 after a reset (Including the value after hold mode is cleared)	Set to FF0.	Set to FFC.	Set to FFC.
DTMF generator	None (Tools are handled with external devices.)	None	Yes
Inverter array	None (Tools are handled with external devices.)	None	Yes
•SIO1	Yes	Yes	None
Three-value inputs/comparator inputs	Yes	Yes	None
Three-state output from P31 and P32	None	None	Yes
Using P0 to clear halt mode	In 4-bit groups	In 4-bit groups	Can be specified for each bit.
External extended interrupts	None for INT3, INT4, and INT5. (Tools are handled with external devices.)	None for INT3, INT4, and INT5.	INT3, INT4, and INT5 can be used with the internal functions.
Other P53 functions	Shared with INT2 (Tools are handled with external devices.)	Shared with INT2	Shared with INT2
Differences in main characteristics • Operating power-supply voltage and operating speed (cycle time)	LC66304A/306A/308A     4.0 to 6.0 V/0.92 t 10 μs     LC66E308/P308     4.5 to 5.5 V/0.92 to 10 μs	• 3.0 to 5.5 V/0.92 to 10 μs • LC6635XA 2.2 to 5.5 V/3.92 to 10 μs 3.0 to 5.5 V/1.96 to 10 μs	3.0 to 5.5 V/0.95 to 10 μs
Pull-up resistors	P0, P1, P4, and P5: about 3 to 10 k	P0, P1, P4, and P5: about 3 to 10 k	P0, P1, P4, and P5: about 100 k
Port voltage handling	P2 to P6 and PC: 15-V handling     P0, P1, PD, PE: Normal voltage handling	P2 to P6 and PC: 15-V handling P0, P1, PD, PE: Normal voltage handling	P2, P3, P61, and P63: 12-V voltage handling Others: normal voltage handling

### **Pin Function Overview**

Pin	I/O	Overview	Output driver type	Options	State after a reset	Standby mode operation
P00 P01 P02 P03	I/O	I/O ports P00 to P03 Input or output in 4-bit or 1-bit units P00 to P03 support the halt mode control function (This function can be	Pch: Pull-up MOS type     Nch: Intermediate sink current type	Pull-up MOS or Nch OD output Output level on reset	High or low (option)	Hold mode: Output off Halt mode: Output
		specified in bit units.)	units.)			retained
P10 P11	I/O	I/O ports P10 to P13	Pch: Pull-up MOS type     Nch: Intermediate sink current	Pull-up MOS or Nch OD output	High or low	Hold mode: Output off
P12 P13	1/0	Input or output in 4-bit or 1-bit units	type	Output level on reset	(option)	Halt mode: Output retained
P20/SI0 P21/SO0	I/O	I/O ports P20 to P23 Input or output in 4-bit or 1-bit units P20 is also used as the serial input SI0 pin. P21 is also used as the serial output SO0 pin.	Pch: CMOS type Nch: Intermediate sink current type	CMOS or Nch OD	н	Hold mode: Output off
P22/SCK0 P23/INT0	1/0	P22 is also used as the serial clock SCK0 pin. P23 is also used as the INT0 interrupt request pin, and also as the timer 0 event counting and pulse width measurement input.	Nch: +12-V handling when OD option selected	output		Halt mode: Output retained
P30/INT1 P31/POUT0	I/O	I/O ports P30 to P32 Input or output in 3-bit or 1-bit units P30 is also used as the INT1 interrupt request. P31 is also used for the square wave	Pch: CMOS type     Nch: Intermediate sink current type	CMOS or Nch OD	н	Hold mode: Output off
P32/POUT1		output from timer 0.     P32 is also used for the square wave and PWM output from timer 1.     P31 and P32 also support 3-state outputs.	Nch: +12-V handling when OD option selected	CMOS or Non OD output		Halt mode: Output retained
P33/ <del>HOLD</del>	I	Hold mode control input  Hold mode is set up by the HOLD instruction when HOLD is low.  In hold mode, the CPU is restarted by setting HOLD to the high level.  This pin can be used as input port P33 along with P30 to P32.  When the P33/HOLD pin is at the low level, the CPU will not be reset by a low level on the RES pin. Therefore, applications must not set P33/HOLD low when power is first applied.				
P40/INV0I P41/INV0O	I/O	I/O ports P40 to P43 Input or output in 4-bit or 1-bit units Input or output in 8-bit units when used in conjunction with P50 to P53.	Pch: Pull-up MOS type CMOS type when the inverter circuit option is selected	Pull-up MOS or Nch OD output Output level on	High or low or inverter	Hold mode: Port output off, inverter output off
P42/INV1I P43/INV1O	P42/INV11 I/O d d P	Can be used for output of 8-bit ROM data when used in conjunction with P50 to P53. Dedicated inverter circuit (option)	Nch: Intermediate sink current type	reset • Inverter circuit	I/O (option)	Halt mode: Port output retained, inverter output continues

Continued from preceding page.

Pin	I/O	Overview	Output driver type	Options	State after a reset	Standby mode operation
P50 P51 P52 P53/INT2	I/O	I/O ports P50 to P53 Input or output in 4-bit or 1-bit units Input or output in 8-bit units when used in conjunction with P40 to P43. Can be used for output of 8-bit ROM data when used in conjunction with P40 to P43. P53 is also used as the INT2 interrupt request.	Pch: Pull-up MOS type Nch: Intermediate sink current type	Pull-up MOS or Nch OD output Output level on reset	High or low (option)	Hold mode: Output off 
P60/ML P61 P62/DT P63/PIN1	I/O	I/O ports P60 to P63 Input or output in 4-bit or 1-bit units P60 is also used as the melody output ML pin. P62 is also used as the tone output DT pin. P63 is also used for the event count input to timer 1.	Pch: CMOS type Nch: Intermediate sink current type Nch: +12-V handling when OD option selected (P61 and P63 only)	CMOS or Nch OD output	н	Hold mode: Output off 
PC2 PC3	I/O	I/O ports PC2 to PC3 Output in 2-bit or 1-bit units	Pch: CMOS type     Nch: Intermediate sink current type	CMOS or Nch OD output	н	Hold mode: Port output off Halt mode: Port output retained
PD0/INV2I PD1/INV2O PD2/INV3I PD3/INV4O	1	Dedicated input ports PD0 to PD3 Dedicated inverter circuits (option)	When the inverter circuit option is selected. Pch: CMOS type Nch: Intermediate sink current type	Inverter circuits	Normal input or inverter I/O (option)	Inverter • Hold mode: output off • Halt mode: output continues
PE0 PE1	I	Dedicated input ports			Normal input	
OSC1 OSC2	0	System clock oscillator connections When an external clock is used, leave OSC2 open and connect the clock signal to OSC1.		Ceramic oscillator or external clock selection	Option selection	Hold mode: Oscillator stops Halt mode: Oscillator continues
RES	ı	System reset input When the P33/HOLD pin is at the high level, a low level input to the RES pin will initialize the CPU.				
TEST	1	CPU test pin This pin must be connected to V <sub>SS</sub> during normal operation.				
V <sub>DD</sub> V <sub>SS</sub>		Power supply pins				

Note: Pull-up MOS type: The output circuit includes a MOS transistor that pulls the pin up to V<sub>DD</sub>. CMOS output: Complementary output. OD output: Open-drain output.

#### **User Options**

1. Port 0, 1, 4, and 5 output level at reset option

The output levels at reset for I/O ports 0, 1, 4, and 5 in independent 4-bit groups, can be selected from the following two options.

Option	Conditions and notes
Output high at reset	The four bits of ports 0, 1, 4, or 5 are set in a group
2. Output low at reset	The four bits of ports 0, 1, 4, or 5 are set in a group

#### 2. Oscillator circuit options

• Main clock

Option	Circuit	Conditions and notes
1. External clock	OSC1	The input has Schmitt characteristics
2. Ceramic oscillator	C1 OSC1  Ceramic oscillator C2 OSC2	

Note: There is no RC oscillator option.

#### 3. Watchdog timer option

A runaway detection function (watchdog timer) can be selected as an option.

### 4. Port output type options

• The output type of each bit (pin) in ports P0, P1, P2, P3 (except for the P33/HOLD pin), P4, P5, P6, and PC can be selected individually from the following two options.

Option	Circuit	Conditions and notes
1. Open-drain output	Output data    DSB   DSB	The port P2, P3, P5, and P6 inputs have Schmitt characteristics.
Output with built-in pull-up resistor	Output data  DSB  Output data	The port P2, P3, P5, and P6 inputs have Schmitt characteristics.  The CMOS outputs (ports P2, P3, P6, and PC) and the pull-up MOS outputs (P0, P1, P4, and P5) are distinguished by the drive capacity of the p-channel transistor.

### 5. Inverter array circuit option

One of the following options can be selected for each of the following port sets: P40/P41, P42/P43, PD0/PD1, and PD2/PD3. (PDs do not use option 1 because they are dedicated to input.)

Option	Circuit	Conditions and notes
	Output data  DSB  Output data	When the open-drain output type is selected
Normal port I/O circuit	Output data    DSB	When the built-in pull-up resistor output type is selected
2. Inverter I/O circuit	Output data high Input data high Input data high Input data high Input data	If this option is selected, The I/O circuit is disabled by the DSB signal. Also note that the open-drain port output type option and the high level at reset option must be selected.

# LC662316 Series Option Data Area and Definitions

ROM area	Bit		Option specified	Option/data relationship	
	7	P5	Output level at repet	0 = high level, 1 = low level	
	6	P4	Output level at reset	0 = nign level, 1 = low level	
	5	Unused		This bit must be set to 0.	
3FF0H	4	Oscillator	option	0 = external clock, 1 = ceramic oscillator	
311011	3	Unused		This bit must be set to 0.	
	2	P1	Output level at reset	0 = low level, 1 = high level	
	1	P0	·		
	0		timer option	0 = none, 1 = yes	
	7	P13			
	6	P12	Output type	0 = OD, 1 = PU	
	5	P11			
3FF1H	4	P10			
	3	P03			
	2	P02	Output type	0 = OD, 1 = PU	
	0	P01 P00			
	7	Unused		This bit must be set to 0.	
	6	P32		This sit must be set to 0.	
	5	P31	Output type	0 = OD, 1 = PU	
	4	P30			
3FF2H	3	P23			
	2	P22			
	1	P21	Output type	0 = OD, 1 = PU	
	0	P20			
	7	P53	Output type	0 = OD, 1 = PU	
	6	P52			
	5	P51	Output type		
3FF3H	4	P50			
эггэн	3	P43			
	2	P42	Output type	0 = OD, 1 = PU	
	1	P41	Culput type	0 - 02, 1 - 1 0	
	0	P40			
	7	_			
	6	Unused		This bit must be set to 0.	
	5				
3FF4H	4		T		
	3	P63			
	2	P62 P61	Output type	0 = OD, 1 = PU	
	0	P61 P60	1		
	7	1 00			
	6	1			
	5	Unused		This bit must be set to 0.	
	4	1			
3FF5H	3				
	2	1		TI. 13 - 11 - 12 - 2	
	1	Unused		This bit must be set to 0.	
	0	1			
	7				
	6	Unused		This bit must be set to 0.	
	5	Jiluseu		THIS DIE HIUSE DE SEE LO V.	
3FF6H	4				
3.1371	3	]			
	2	Unused		This bit must be set to 0.	
	1			This bit must be set to 0.	
	0				

Continued from preceding page.

ROM area	Bit		Option specified	Option/data relationship	
	7				
	6	İ		This his sound has a sale of	
	5	Unused		This bit must be set to 0.	
3FF7H	4				
011711	3	PC3	Output type	0 = OD, 1 = PU	
	2	PC2	Output type	0 - 05, 1 - 1 0	
	0	Unused		This bit must be set to 0.	
	7	ML disable	ed option	0 = disabled, 1 = enabled	
	6	Unused		This bit must be set to 1.	
	5	Unused		This bit must be set to 1.	
3FF8H	4	PD3	Inverter output	0 = inverter output, 1 = none	
3FF8H	3	PD1			
	2	Unused		This bit must be set to 1.	
	1	P43	Inverter output	0 = inverter output, 1 = none	
	0	P41		·	
	7				
	6	Unused		This bit must be set to 0.	
	5	-			
3FF9H	4				
	3	-			
	2	Unused		This bit must be set to 0.	
	0				
	7				
	6				
	5	Unused		This bit must be set to 0.	
	4				
3FFAH	3				
	2				
	1	Unused		This bit must be set to 0.	
	0				
	7				
	6	1			
	5	Unused		This bit must be set to 0.	
0555	4	1			
3FFBH	3				
	2	1		This his access to a case of	
	1	Unused		This bit must be set to 0.	
	0				
	7				
	6	Unused		This bit must be set to 0.	
	5	Jiluseu		This wit must be set to U.	
3FFCH	4				
	3				
	2	Unused		This bit must be set to 0.	
	1				
	0				
	7				
	6				
	5				
3FFDH	4	Reserved	Must be set to predefined data values.	This data is generated by the assembler.  If the assembler is not used, set this data to '00'.	
	3	-		in the assembler is not used, set this data to 00.	
	2	-			
	1	-			
	0	<u> </u>		Continued on next need	

Continued from preceding page.

ROM area	Bit	Option specified	Option/data relationship		
	7				
	6				
	5				
3FFEH	4	Reserved. Must be set to predefined data values.	This data is generated by the assembler.		
SFFER	3	neserved. Must be set to predefined data values.	If the assembler is not used, set this data to '00'.		
	2				
	1				
	0				
	7				
	6				
	5				
3FFFH	4	Pagaryad Must be get to predefined data values	This data is generated by the assembler.		
SEFFR	3	Reserved. Must be set to predefined data values.	If the assembler is not used, set this data to '00'.		
	2				
	1				
	0				

# **Specifications**

# Absolute Maximum Ratings at $Ta = 25^{\circ}C$ , $V_{SS} = 0~V$

Parameter	Symbol	Conditions	Ratings	Unit	Note
Maximum supply voltage	V <sub>DD</sub> max	V <sub>DD</sub>	-0.3 to +7.0	V	
Input voltage	V <sub>IN</sub> 1	P2, P3 (except for the P33/HOLD pin), P61, and P63	-0.3 to +12.0	V	1
-	V <sub>IN</sub> 2	All other inputs	-0.3 to V <sub>DD</sub> + 0.3	V	2
Output voltage	V <sub>OUT</sub> 1	P2, P3 (except for the P33/HOLD pin), P61, and P63	-0.3 to +12.0	V	1
	V <sub>OUT</sub> 2	All other inputs	$-0.3$ to $V_{DD} + 0.3$	V	2
	I <sub>ON</sub> 1	P0, P1, P2, P3 (except for the P33/ <del>HOLD</del> pin), P4, P5, P6, PC	20	mA	3
	I <sub>ON</sub> 2	P41, P43, PC3, PD1, PD3	20	mA	3
Output current per pin	-l <sub>OP</sub> 1	P0, P1, P4, P5	2	mA	4
	-I <sub>OP</sub> 2	P2, P3 (except for the P33/HOLD pin), P6, and PC	4	mA	4
	-I <sub>OP</sub> 3	P41, P43, PC3, PD1, PD3	10	mA	4
	ΣI <sub>ON</sub> 1	P0, P1, P2, P3 (except for the P33/HOLD pin), PD	75	mA	3
Total pip augrent	ΣI <sub>ON</sub> 2	P4, P5, P6, PC	75	mA	3
Total pin current	ΣI <sub>OP</sub> 1	P0, P1, P2, P3 (except for the P33/HOLD pin), PD	25	mA	4
	ΣI <sub>OP</sub> 2	P4, P5, P6, PC	25	mA	4
Allowable power dissipation	Pd max	Ta = -30 to +70°C: DIP42S (QFP48E)	600 (430)	mW	5
Operating temperature	Topr		-30 to +70	°C	
Storage temperature	Tstg		-55 to +125	°C	

Note: 1. Applies to pins with open-drain output specifications. For pins with other than open-drain output specifications, the ratings in the pin column for that pin apply.

- 2. For the oscillator input and output pins, levels up to the free-running oscillation level are allowed.
- 3. Sink current (Applies to PD when the inverter array specifications are selected.)
- 4. Source current (Applies to all pins except PD for which the pull-up output specifications, the CMOS output specifications, or the inverter array specifications have been selected. Applies to PD pins for which the inverter array specifications have been selected.)
- 5. We recommend the use of reflow soldering techniques to solder mount QFP packages.

  Please consult with your Sanyo representative for details on process conditions if the package itself is to be directly immersed in a dip-soldering bath (dip-soldering techniques).

# Allowable Operating Ranges at Ta = -30 to +70 $^{\circ}$ C, $V_{SS}$ = 0 V, $V_{DD}$ = 3.0 to 5.5 V, unless otherwise specified.

Parameter	Symbol	Conditions	min	typ	max	Unit	Note
Operating supply voltage	$V_{DD}$	$V_{DD}$	3.0		5.5	V	
Memory retention supply voltage	V <sub>DD</sub> H	V <sub>DD</sub> : During hold mode	1.8		5.5	V	
	V <sub>IH</sub> 1	P2, P3 (except for the P33/HOLD pin), P61, and P63: N-channel output transistor off	0.8 V <sub>DD</sub>		10.0	٧	1
Input high-level voltage	V <sub>IH</sub> 2	P33/HOLD, RES, OSC1: N-channel output transistor off	0.8 V <sub>DD</sub>		V <sub>DD</sub>	٧	
	V <sub>IH</sub> 3	P0, P1, P4, P5, PC, PD, PE: N-channel output transistor off	0.8 V <sub>DD</sub>		V <sub>DD</sub>	٧	2
	V <sub>IL</sub> 1	P2, P3 (except for the P33/HOLD pin), P6, RES, and OSC1: N-channel output transistor off	V <sub>SS</sub>		0.2 V <sub>DD</sub>	٧	2
Input low-level voltage	V <sub>IL</sub> 2	P33/ <del>HOLD</del> : V <sub>DD</sub> = 1.8 to 5.5 V	V <sub>SS</sub>		0.2 V <sub>DD</sub>	V	
	V <sub>IL</sub> 3	P0, P1, P4, P5, PC, PD, PE, TEST: N-channel output transistor off	V <sub>SS</sub>		0.2 V <sub>DD</sub>	٧	2
Operating frequency (instruction cycle time)	fop (Tcyc)		0.4 (10)		4.20 (0.95)	MHz (μs)	
[External clock input conditions]	•						
Frequency	f <sub>ext</sub>	OSC1: Defined by Figure 1. Input the clock signal to OSC1 and leave OSC2 open. (External clock input must be selected as the oscillator circuit option.)	0.4		4.20	MHz	
Pulse width	t <sub>extH</sub> , t <sub>extL</sub>	OSC1: Defined by Figure 1. Input the clock signal to OSC1 and leave OSC2 open. (External clock input must be selected as the oscillator circuit option.)	100			ns	
Rise and fall times	t <sub>extR</sub> , t <sub>extF</sub>	OSC1: Defined by Figure 1. Input the clock signal to OSC1 and leave OSC2 open. (External clock input must be selected as the oscillator circuit option.)			30	ns	

Note: 1. Applies to pins with open-drain specifications. However, V<sub>IH</sub>2 applies to the P33/<del>HOLD</del> pin. When ports P2, P3, and P6 have CMOS output specifications they cannot be used as input pins.

PC port pins with CMOS output specifications cannot be used as input pins.Contact Sanyo for details on the allowable operating ranges for P4 and PD pins with inverter array specifications.

# Electrical Characteristics at Ta = -30 to +70°C, $V_{SS}$ = 0 V, $V_{DD}$ = 3.0 to 5.5 V unless otherwise specified.

Parameter		Symbol	Conditions	min	typ	max	Unit	Note
		I <sub>IH</sub> 1	P2, P3 (except for the P33/HOLD pin), P61, and P63: V <sub>IN</sub> = 10.0 V, with the output Nch transistor off			5.0	μА	1
Input high-level current		I <sub>IH</sub> 2	P0, P1, P4, P5, P6, PC, OSC1, $\overline{\text{RES}}$ , and P33/ $\overline{\text{HOLD}}$ (Does not apply to PD, PE, PC2, PC3, P61, and P63.): $V_{\text{IN}} = V_{\text{DD}}$ , with the output Nch transistor off	33/HOLD (Does not apply to PD, PE, PC2, C3, P61, and P63.): V <sub>IN</sub> = V <sub>DD</sub> ,		1.0	μА	1
	I <sub>H</sub> 3		PD, PE, PC2, PC3: V <sub>IN</sub> = V <sub>DD</sub> , with the output Nch transistor off			1.0	μΑ	1
I <sub>IL</sub> 1			Input ports other than PD, PE, PC2, and PC3: $V_{IN} = V_{SS}$ , with the output Nch transistor off	-1.0			μА	2
Input low-level current I <sub>IL</sub> 2		I <sub>IL</sub> 2	PC2, PC3, PD, PE: V <sub>IN</sub> = V <sub>SS</sub> , with the output Nch transistor off	-1.0			μА	2
Output high-level voltage		V <sub>OH</sub> 1	P2, P3 (except for the P33/HOLD pin), P6, and PC: I <sub>OH</sub> = -1 mA	V <sub>DD</sub> – 1.0			v	3
Output migniliever voltage	Output high-level voltage V <sub>C</sub>		P2, P3 (except for the P33/HOLD pin), P6, and PC: I <sub>OH</sub> = -0.1 mA	V <sub>DD</sub> – 0.5			v	3
Value of the output pull-up	resistor	R <sub>PO</sub>	P0, P1, P4, P5	30	100	150	k	4
Output low-level voltage		V <sub>OL</sub> 1	P0, P1, P2, P3, P4, P5, P6, and PC (except for the P33/HOLD pin): I <sub>OL</sub> = 1.6 mA			0.4	V	
		V <sub>OL</sub> 2	P0, P1, P2, P3, P4, P5, P6, and PC (except for the P33/HOLD pin): I <sub>OL</sub> = 8 mA			1.5	V	
		I <sub>OFF</sub> 1	P2, P3, P61, P63: V <sub>IN</sub> = V <sub>DD</sub>			5.0	μΑ	5
Output off leakage curren	Output off leakage current		Does not apply to P2, P3, P61, and P63: V <sub>IN</sub> = V <sub>DD</sub>			1.0	μΑ	5
[Schmitt characteristics]				'			•	
Hysteresis voltage		V <sub>HYS</sub>			0.1 V <sub>DD</sub>		V	
High-level threshold volta	ge	Vt <sub>H</sub>	P2, P3, P5, P6, OSC1 (EXT), RES	0.5 V <sub>DD</sub>		0.8 V <sub>DD</sub>	V	
Low-level threshold voltage	je	Vt L		0.2 V <sub>DD</sub>		0.5 V <sub>DD</sub>	V	
[Ceramic oscillator]		•				•	•	
Oscillator frequency		f <sub>CF</sub>	OSC1, OSC2: Figure 2, 4 MHz		4.0		MHz	
Oscillator stabilization tim	е	f <sub>CFS</sub>	Figure 3, 4 MHz			10.0	ms	
[Serial clock]								
Cycle time	Input	tavav		0.9			μs	
Cycle time	Output	tCKCY	SCKO: With the timing of Figure 4 and the test	2.0			Тсус	
Low-level and high-level	Input	t <sub>CKL</sub>	SCK0: With the timing of Figure 4 and the test load of Figure 5.	0.4			μs	
pulse widths	Output	t <sub>CKH</sub>	<b>3</b>	1.0			Тсус	
Rise an fall times	Output	t <sub>CKR</sub> , t <sub>CKF</sub>				0.1	μs	
[Serial input]								
Data setup time t <sub>ICK</sub>		t <sub>ICK</sub>	SI0: With the timing of Figure 4. Stipulated with respect to the rising edge (↑) of	0.3			μs	
Data hold time	Data hold time t <sub>CKI</sub>		SCK0.	0.3			μs	
[Serial output]								
Output delay time		t <sub>CKO</sub>	SO0: With the timing of Figure 4 and the test load of Figure 5. Stipulated with respect to the falling edge (↓) of SCK0.			0.3	μs	

#### Continued from preceding page.

Parameter	Symbol	Conditions	min	typ	max	Unit	Note
[Pulse conditions]	•					•	
INT0 high and low-level	t <sub>IOH</sub> , t <sub>IOL</sub>	INT0: Figure 6, conditions under which the INT0 interrupt can be accepted, conditions under which the timer 0 event counter or pulse width measurement input can be accepted	2			Тсус	
High and low-level pulse widths for interrupt inputs other than INT0	t <sub>IIH</sub> , t <sub>IIL</sub>	INT1, INT2: Figure 6, conditions under which the corresponding interrupt can be accepted	, , ,				
PIN1 high and low-level pulse widths	t <sub>PINH</sub> , t <sub>PINL</sub>	PIN1: Figure 6, conditions under which the timer 1 event counter input can be accepted	2			Тсус	
RES high and low-level pulse widths	t <sub>RSH</sub> , t <sub>RSL</sub>	RES: Figure 6, conditions under which reset can be applied.	3			Тсус	
						•	
Operating assessed design		V <sub>DD</sub> : 4-MHz ceramic oscillator		4.5	8.0	mA	- 6
Operating current drain	I <sub>DD OP</sub>	V <sub>DD</sub> : 4-MHz external clock		4.5	8.0	mA	] °
Halt mode current drain		V <sub>DD</sub> : 4-MHz ceramic oscillator		2.5	5.5	mA	
Hait mode current drain	IDDHALT	V <sub>DD</sub> : 4-MHz external clock		2.5	5.5	mA	
Hold mode current drain	I <sub>DDHOLD</sub>	V <sub>DD</sub> : V <sub>DD</sub> = 1.8 to 5.5 V		0.01	10	μΑ	

Note: 1. With the output Nch transistor off in shared I/O ports with the open-drain output specifications. These pins cannot be used as input pins if the CMOS output specifications are selected.

- 2. With the output Nch transistor off in shared I/O ports with the open-drain output specifications. The rating for the pull-up output specification pins is stipulated in terms of the output pull-up current IPO. These pins cannot be used as input pins if the CMOS output specifications are selected.
- 3. With the output Nch transistor off for CMOS output specification pins.
- 4. With the output Nch transistor off for pull-up output specification pins.
- 5. With the output Nch transistor off for open-drain output specification pins.
- 6. Reset state

#### **Tone (DTMF) Output Characteristics**

### DC Characteristics at Ta = -30 to +70°C, $V_{SS} = 0$ V

#### 1. When the MLOUT enable option is selected (the ML output function can be used)

Parameter	Symbol	Conditions	min	typ	max	Unit
Tone output voltage (p-p)	V <sub>T1</sub>	DT: Dual tones, V <sub>DD</sub> = 3.5 to 5.5 V*	0.9	1.3	2.0	V
Row/column tone output voltage ratio	D <sub>BCR1</sub>	DT: Dual tones, V <sub>DD</sub> = 3.5 to 5.5 V*	1.0	2.0	3.0	dB
Tone distortion	THD1	DT: Single tone, V <sub>DD</sub> = 3.5 to 5.5 V*		2	7	%

Note  $\,\,^*\,$  See item 2. below if the MLOUT disable mask option was selected.

#### 2. When the MLOUT disable option is selected (the ML output function cannot be used)

Parameter	Symbol	Conditions	min	typ	max	Unit
Tone output voltage (p-p)	V <sub>T1</sub>	DT: Dual tones, V <sub>DD</sub> = 3.0 to 5.5 V*	0.9	1.3	2.0	V
Row/column tone output voltage ratio	D <sub>BCR1</sub>	DT: Dual tones, V <sub>DD</sub> = 3.0 to 5.5 V*	1.0	2.0	3.0	dB
Tone distortion	THD1	DT: Single tone, V <sub>DD</sub> = 3.0 to 5.5 V*		2	7	%

Note \* See item 1. above if the MLOUT enable mask option was selected.





Figure 1 External Clock Input Waveform







Figure 2 Ceramic Oscillator Circuit

Figure 3 Oscillator Stabilization Period

Table 1 Guaranteed Ceramic Oscillator Constants External capacitor type

		, ,,
Extern	al capacitor type	Built-in capacitor type
4 MHz (Murata Mfg. Co., Ltd.)		4 MHz (Murata Mfg. Co., Ltd.)
CSA4.00MG	C2 = 33 pF ± 10%	CST4.00MG
4 MHz (Kyocera Corporation)	C1 = 33 pF ± 10%	4 MHz (Kyocera Corporation)
KBR4.0MS	C2 = 33 pF ± 10%	(Ryboera Corporation) KBR4.0MES



TEST  $R=1k\Omega$ Point C=50pF

Figure 4 Serial I/O Timing

Figure 5 Timing Load




Figure 6 Input Timing for the INT0,  $\overline{\text{INT1}}$ , INT2, PIN1, and  $\overline{\text{RES}}$  pins




Figure 7 Tone Output Pin Load

#### LC66XXXX Series Instruction Table (by function)

Abbreviations:

AC: Accumulator
E: E register
CF: Carry flag
ZF: Zero flag

HL: Data pointer DPH, DPL XY: Data pointer DPX, DPY

M: Data memory

M (HL): Data memory pointed to by the DPH, DPL data pointer

M (XY): Data memory pointed to by the DPX, DPY auxiliary data pointer

M2 (HL): Two words of data memory (starting on an even address) pointed to by the DPH, DPL data pointer

SP: Stack pointer

M2 (SP): Two words of data memory pointed to by the stack pointer M4 (SP): Four words of data memory pointed to by the stack pointer

in: n bits of immediate data

t2: Bit specification

t2	11	10	01	00
Bit	23	22	21	20

PCh: Bits 8 to 11 in the PC
PCm: Bits 4 to 7 in the PC
PCl: Bits 0 to 3 in the PC
Fn: User flag, n = 0 to 15

TIMER0: Timer 0
TIMER1: Timer 1
SIO: Serial register

P: Port

P (i4): Port indicated by 4 bits of immediate data

INT: Interrupt enable flag

( ), [ ]: Indicates the contents of a location

←: Transfer direction, result

∀: Exclusive or
∧: Logical and
∨: Logical or
+: Addition
-: Subtraction

—: Taking the one's complement

	Mnemonic	Instructi	on code	oer of	oer of	Operation	Description	Affected status	Note
	whomothe	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	$D_3 D_2 D_1 D_0$	Number of bytes	Number cycles	- Ορειαίιστι	Безоприон	bits	INOG
[Accumula	ator manipulation instru	ictions]			_				
CLA	Clear AC	1 0 0 0	0 0 0 0	1	1	AC ← 0 (Equivalent to LAI 0.)	Clear AC.	ZF	Has a vertical skip function.
DAA	Decimal adjust AC in addition	1 1 0 0 0 0 1 0	1 1 1 1 0	2	2	AC ← (AC) + 6 (Equivalent to ADI 6.)	Add six to AC.	ZF	
DAS	Decimal adjust AC in subtraction	1 1 0 0 0 0 1 0	1 1 1 1 1 1 1 0 1 0	2	2	AC ← (AC) + 10 (Equivalent to ADI 0AH.)	Add 10 to AC.	ZF	
CLC	Clear CF	0 0 0 1	1 1 1 0	1	1	CF ← 0	Clear CF to 0.	CF	
STC	Set CF	0 0 0 1	1 1 1 1	1	1	CF ← 1	Set CF to 1.	CF	
СМА	Complement AC	0 0 0 1	1 0 0 0	1	1	$AC \leftarrow \overline{(AC)}$	Take the one's complement of AC.	ZF	
IA	Increment AC	0 0 0 1	0 1 0 0	1	1	AC ← (AC) + 1	Increment AC.	ZF, CF	
DA	Decrement AC	0 0 1 0	0 1 0 0	1	1	AC ← (AC) – 1	Decrement AC.	ZF, CF	
RAR	Rotate AC right through CF	0 0 0 1	0 0 0 0	1	1	$\begin{aligned} &AC_3 \leftarrow (CF), \\ &ACn \leftarrow (ACn + 1), \\ &CF \leftarrow (AC_0) \end{aligned}$	Shift AC (including CF) right.	CF	
RAL	Rotate AC left through CF	0 0 0 0	0 0 0 1	1	1	$ \begin{aligned} &AC_0 \leftarrow (CF), \\ &ACn + 1 \leftarrow (ACn), \\ &CF \leftarrow (AC_3) \end{aligned} $	Shift AC (including CF) left.	CF, ZF	
TAE	Transfer AC to E	0 1 0 0	0 1 0 1	1	1	E ← (AC)	Move the contents of AC to E.		
TEA	Transfer E to AC	0 1 0 0	0 1 1 0	1	1	AC ← (E)	Move the contents of E to AC.	ZF	
XAE	Exchange AC with E	0 1 0 0	0 1 0 0	1	1	$(AC) \leftrightarrow (E)$	Exchange the contents of AC and E.		
[Memory i	manipulation instruction	ns]							
IM	Increment M	0 0 0 1	0 0 1 0	1	1	M (HL) ← [M (HL)] + 1	Increment M (HL).	ZF, CF	
DM	Decrement M	0 0 1 0	0 0 1 0	1	1	M (HL) ← [M (HL)] − 1	Decrement M (HL).	ZF, CF	
IMDR i8	Increment M direct	1 1 0 0 I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub>	0 1 1 1 1 I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	2	2	M (i8) ← [M (i8)] + 1	Increment M (i8).	ZF, CF	
DMDR i8	Decrement M direct	1 1 0 0 I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub>	0 0 1 1 $l_3$ $l_2$ $l_1$ $l_0$	2	2	M (i8) ← [M (i8)] − 1	Decrement M (i8).	ZF, CF	
SMB t2	Set M data bit	0 0 0 0	1 1 t <sub>1</sub> t <sub>0</sub>	1	1	[M (HL), t2] ← 1	Set the bit in M (HL) specified by t0 and t1 to 1.		
RMB t2	Reset M data bit	0 0 1 0	1 1 t <sub>1</sub> t <sub>0</sub>	1	1	[M (HL), t2] ← 0	Clear the bit in M (HL) specified by t0 and t1 to 0.	ZF	
[Arithmetic	c, logic and comparisor	n instructions]							
AD	Add M to AC	0 0 0 0	0 1 1 0	1	1	AC ← (AC) + [M (HL)]	Add the contents of AC and M (HL) as two's complement values and store the result in AC.	ZF, CF	
ADDR i8	Add M direct to AC	1 1 0 0 I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub>	1 0 0 1 I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	2	2	AC ← (AC) + [M (i8)]	Add the contents of AC and M (i8) as two's complement values and store the result in AC.	ZF, CF	
ADC	Add M to AC with CF	0 0 0 0	0 0 1 0	1	1	AC ← (AC) + [M (HL)] + (CF)	Add the contents of AC, M (HL) and C as two's complement values and store the result in AC.	ZF, CF	
ADI i4	Add immediate data to AC	1 1 0 0 0 0 0 1 0	1 1 1 1 I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	2	2	$AC \leftarrow (AC) + l_3, l_2, l_1, l_0$	Add the contents of AC and the immediate data as two's complement values and store the result in AC.	ZF	
SUBC	Subtract AC from M with CF	0 0 0 1	0 1 1 1	1	1	$\begin{array}{c} AC \leftarrow [M\;(HL)] - \\ (AC) - (CF) \end{array}$	Subtract the contents of AC and $\overline{CF}$ from M (HL) as two's complement values and store the result in AC.	ZF, CF	CF will be zero if there was a borrow and one otherwise.
ANDA	And M with AC then store AC	0 0 0 0	0 1 1 1	1	1	$\begin{array}{c} AC \leftarrow (AC) \land \\ [M \ (HL)] \end{array}$	Take the logical and of AC and M (HL) and store the result in AC.	ZF	
ORA	Or M with AC then store AC	0 0 0 0	0 1 0 1	1	1	$\begin{array}{c} AC \leftarrow (AC) \lor \\ [M \ (HL)] \end{array}$	Take the logical or of AC and M (HL) and store the result in AC.	ZF	

Continued from preceding page.

	Mnemonic	Instructi	on code	oer of	oer of s	Operation	Description	Affected status	Note
	Wilemonic	$D_7 D_6 D_5 D_4$	$D_3 D_2 D_1 D_0$	Number of bytes	Num cycle	Operation	Description	bits	Note
[Arithmeti	c, logic and comparisor	n instructions]							
EXL	Exclusive or M with AC then store AC	0 0 0 1	0 1 0 1	1	1	AC ← (AC) ∀ [M (HL)]	Take the logical exclusive or of AC and M (HL) and store the result in AC.	ZF	
ANDM	And M with AC then store M	0 0 0 0	0 0 1 1	1	1	M (HL) ← (AC) ∧ [M (HL)]	Take the logical and of AC and M (HL) and store the result in M (HL).	ZF	
ORM	Or M with AC then store M	0 0 0 0	0 1 0 0	1	1	M (HL) ← (AC) ∨ [M (HL)]	Take the logical or of AC and M (HL) and store the result in M (HL).	ZF	
СМ	Compare AC with M	0 0 0 1	0 1 1 0	1	1	[M (HL)] + (AC) + 1	Compare the contents of AC and M (HL) and set or clear CF and ZF according to the result.  Magnitude comparison  [M (HL)] > (AC) 0 0 0 [M (HL)] = (AC) 1 1 1 [M (HL)] < (AC) 1 0	ZF, CF	
CI i4	Compare AC with immediate data	1 1 0 0 1 0	1 1 1 1 1 I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	2	2	I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub> + (AC) + 1	Compare the contents of AC and the immediate data $l_3$ $l_2$ $l_1$ $l_0$ and set or clear CF and ZF according to the result.  Magnitude comparison $l_3$ $l_2$ $l_1$ $l_0$ > AC 0 0 0 $l_3$ $l_2$ $l_1$ $l_0$ = AC 1 1 1 $l_3$ $l_2$ $l_1$ $l_0$ = AC 1 0	ZF, CF	
CLI i4	Compare DP <sub>L</sub> with immediate data	1 1 0 0 1 1	1 1 1 1 I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	2	2	$ZF \leftarrow 1$ if $(DP_L) = I_3 I_2 I_1 I_0$ $ZF \leftarrow 0$ if $(DP_L) I_3 I_2 I_1 I_0$	Compare the contents of DP <sub>L</sub> with the immediate data. Set ZF if identical and clear ZF if not.	ZF	
CMB t2	Compare AC bit with M data bit	1 1 0 0 1	1 1 1 1 0 0 t <sub>1</sub> t <sub>0</sub>	2	2	$ZF \leftarrow 1$ if (AC, t2) = [M (HL), t2] $ZF \leftarrow 0$ if (AC, t2) [M (HL), t2]	Compare the corresponding bits specified by t0 and t1 in AC and M (HL). Set ZF if identical and clear ZF if not.	ZF	
Load and	d store instructions]								
LAE	Load AC and E from M2 (HL)	0 1 0 1	1 1 0 0	1	1	$\begin{array}{c} AC \leftarrow M \; (HL), \\ E \leftarrow M \; (HL + 1) \end{array}$	Load the contents of M2 (HL) into AC, E.		
_AI i4	Load AC with immediate data	1 0 0 0	l <sub>3</sub> l <sub>2</sub> l <sub>1</sub> l <sub>0</sub>	1	1	AC ← I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	Load the immediate data into AC.	ZF	Has a vertical skip function
LADR i8	Load AC from M direct	1 1 0 0 I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub>	0 0 0 1 l <sub>3</sub> l <sub>2</sub> l <sub>1</sub> l <sub>0</sub>	2	2	AC ← [M (i8)]	Load the contents of M (i8) into AC.	ZF	
3	Store AC to M	0 1 0 0	0 1 1 1	1	1	M (HL) ← (AC)	Store the contents of AC into M (HL).		
SAE	Store AC and E to M2 (HL)	0 1 0 1	1 1 1 0	1	1	$ \begin{array}{l} M \ (HL) \leftarrow (AC) \\ M \ (HL+1) \leftarrow (E) \end{array} $	Store the contents of AC, E into M2 (HL).		
LA reg	Load AC from M (reg)	0 1 0 0	1 0 t <sub>0</sub> 0	1	1	AC ← [M (reg)]	Load the contents of M (reg) into AC.  The reg is either HL or XY depending on t <sub>0</sub> .   reg T <sub>0</sub> HL 0  XY 1	ZF	

Continued from preceding page.

		Instructi	on code D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	er of	er of		5	Affected	
	Mnemonic	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Numb bytes	Numb cycles	Operation	Description	status bits	Note
[Load and	store instructions]					I	I		
LA reg, I	Load AC from M (reg) then increment reg	0 1 0 0	1 0 t <sub>0</sub> 1	1	2	$\begin{aligned} & AC \leftarrow [M \ (reg)] \\ & DP_L \leftarrow (DP_L) + 1 \\ & or \ DP_Y \leftarrow (DP_Y) + 1 \end{aligned}$	Load the contents of M (reg) into AC. (The reg is either HL or XY.) Then increment the contents of either DP <sub>L</sub> or DP <sub>Y</sub> . The relationship between t <sub>0</sub> and reg is the same as that for the LA reg instruction.	ZF	ZF is set according to the result of incrementing DP <sub>L</sub> or DP <sub>Y</sub> .
LA reg, D	Load AC from M (reg) then decrement reg	0 1 0 1	1 0 t <sub>0</sub> 1	1	2	$\begin{aligned} & AC \leftarrow [M \ (reg)] \\ & DP_L \leftarrow (DP_L) - 1 \\ & or \ DP_Y \leftarrow (DP_Y) - 1 \end{aligned}$	Load the contents of M (reg) into AC. (The reg is either HL or XY.) Then decrement the contents of either DP <sub>L</sub> or DP <sub>Y</sub> . The relationship between t <sub>0</sub> and reg is the same as that for the LA reg instruction.	ZF	ZF is set according to the result of decrementing DP <sub>L</sub> or DP <sub>Y</sub> .
XA reg	Exchange AC with M (reg)	0 1 0 0	1 1 t <sub>0</sub> 0	1	1	$(AC) \leftarrow [M (reg)]$	Exchange the contents of M (reg) and AC. The reg is either HL or XY depending on t <sub>0</sub> .  Teg T <sub>0</sub> HL 0 XY 1		
XA reg, I	Exchange AC with M (reg) then increment reg	0 1 0 0	1 1 t <sub>0</sub> 1	1	2	$\begin{aligned} &(AC) \leftarrow [M\;(reg)] \\ &DP_{L} \leftarrow (DP_{L}) + 1 \\ ∨\;DP_{Y} \leftarrow (DP_{Y}) + 1 \end{aligned}$	Exchange the contents of M (reg) and AC. (The reg is either HL or XY.) Then increment the contents of either DP <sub>L</sub> or DP <sub>Y</sub> . The relationship between t <sub>0</sub> and reg is the same as that for the XA reg instruction.	ZF	ZF is set according to the result of incrementing DP <sub>L</sub> or DP <sub>Y</sub> .
XA reg, D	Exchange AC with M (reg) then decrement reg	0 1 0 1	1 1 t <sub>0</sub> 1	1	2	$\begin{aligned} &(AC) \leftarrow [M \ (reg)] \\ &DP_L \leftarrow (DP_L) - 1 \\ ∨ \ DP_Y \leftarrow (DP_Y) - 1 \end{aligned}$	Exchange the contents of M (reg) and AC. (The reg is either HL or XY.) Then decrement the contents of either DP <sub>L</sub> or DP <sub>Y</sub> . The relationship between t <sub>0</sub> and reg is the same as that for the XA reg instruction.	ZF	ZF is set according to the result of decrementing DP <sub>L</sub> or DP <sub>Y</sub> .
XADR i8	Exchange AC with M direct	1 1 0 0 I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub>	1 0 0 0 I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	2	2	(AC) ← [M (i8)]	Exchange the contents of AC and M (i8).		
LEAI i8	Load E & AC with immediate data	1 1 0 0 I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub>	0 1 1 0 I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	2	2	$E \leftarrow I_7 I_6 I_5 I_4$ $AC \leftarrow I_3 I_2 I_1 I_0$	Load the immediate data i8 into E, AC.		
RTBL	Read table data from program ROM	0 1 0 1	1 0 1 0	1	2	E, AC ← [ROM (PCh, E, AC)]	Load into E, AC the ROM data at the location determined by replacing the lower 8 bits of the PC with E, AC.		
RTBLP	Read table data from program ROM then output to P4, 5	0 1 0 1	1 0 0 0	1	2	Port 4, 5 ← [ROM (PCh, E, AC)]	Output from ports 4 and 5 the ROM data at the location determined by replacing the lower 8 bits of the PC with E, AC.		
[Data poin	nter manipulation instru	ctions]		.1			1	Γ	
LDZ i4	Load DP <sub>H</sub> with zero and DP <sub>L</sub> with immediate data respectively	0 1 1 0	l <sub>3</sub> l <sub>2</sub> l <sub>1</sub> l <sub>0</sub>	1	1	$\begin{array}{c} DP_H \leftarrow 0 \\ DPL \leftarrow I_3  I_2  I_1  I_0 \end{array}$	Load zero into DP <sub>H</sub> and the immediate data i4 into DP <sub>L</sub> .		
LHI i4	Load DP <sub>H</sub> with immediate data	1 1 0 0 0 0 0 0	1 1 1 1 I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	2	2	DP <sub>H</sub> ← I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	Load the immediate data i4 into DP <sub>H</sub> .		
LLI i4	Load DP <sub>L</sub> with immediate data	1 1 0 0 0 0 0 1	1 1 1 1 	2	2	DP <sub>L</sub> ← I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	Load the immediate data i4 into DP <sub>L</sub> .		
LHLI i8	Load DP <sub>H</sub> , DP <sub>L</sub> with immediate data	1 1 0 0 I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub>		2	2	$DP_{H} \leftarrow I_{7} I_{6} I_{5} I_{4}$ $DP_{L} \leftarrow I_{3} I_{2} I_{1} I_{0}$	Load the immediate data into DL <sub>H</sub> , DP <sub>L</sub> .		
LXYI i8	Load DP <sub>X</sub> , DP <sub>Y</sub> with immediate data	1 1 0 0 I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub>	0 0 0 0 0     I <sub>3</sub>   I <sub>2</sub>   I <sub>1</sub>   I <sub>0</sub>	2	2	$\begin{array}{c} DP_X \leftarrow I_7 \; I_6 \; I_5 \; I_4 \\ DP_Y \leftarrow I_3 \; I_2 \; I_1 \; I_0 \end{array}$	Load the immediate data into DL <sub>X</sub> , DP <sub>Y</sub> .		

Continued from preceding page.

				Jo	Jo				
	Mnemonic	Instructi	on code D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	nber (	nber o	Operation	Description	Affected status	Note
		$D_7 D_6 D_5 D_4$	$D_3 D_2 D_1 D_0$	Nun	N S			bits	
[Data poir	nter manipulation instru	ctions]			I	T	Г	ı	Г
IL	Increment DP <sub>L</sub>	0 0 0 1	0 0 0 1	1	1	$DP_L \leftarrow (DP_L) + 1$	Increment the contents of DP <sub>L</sub> .	ZF	
DL	Decrement DP <sub>L</sub>	0 0 1 0	0 0 0 1	1	1	$DP_L \leftarrow (DP_L) - 1$	Decrement the contents of DP <sub>L</sub> .	ZF	
IY	Increment DPY	0 0 0 1	0 0 1 1	1	1	$DP_Y \leftarrow (DP_Y) + 1$	Increment the contents of DP <sub>Y</sub> .	ZF	
DY	Decrement DPY	0 0 1 0	0 0 1 1	1	1	$DP_Y \leftarrow (DP_Y) - 1$	Decrement the contents of DP <sub>Y</sub> .	ZF	
TAH	Transfer AC to DP <sub>H</sub>	1 1 0 0 1 1 1 1	1 1 1 1 0 0 0 0	2	2	DP <sub>H</sub> ← (AC)	Transfer the contents of AC to DP <sub>H</sub> .		
THA	Transfer DP <sub>H</sub> to AC	1 1 0 0 1 1 1 0	1 1 1 1 0 0 0 0	2	2	$AC \leftarrow (DP_H)$	Transfer the contents of DP <sub>H</sub> to AC.	ZF	
XAH	Exchange AC with DP <sub>H</sub>	0 1 0 0	0 0 0 0	1	1	$(AC) \leftrightarrow (DP_H)$	Exchange the contents of AC and DP <sub>H</sub> .		
TAL	Transfer AC to DP <sub>L</sub>	1 1 0 0 1 1 1 1	1 1 1 1 0 0 0 1	2	2	$DP_L \leftarrow (AC)$	Transfer the contents of AC to DP <sub>L</sub> .		
TLA	Transfer DP <sub>L</sub> to AC	1 1 0 0 1 1 1 0	1 1 1 1 0 0 0 1	2	2	$AC \leftarrow (DP_L)$	Transfer the contents of DP <sub>L</sub> to AC.	ZF	
XAL	Exchange AC with DP <sub>L</sub>	0 1 0 0	0 0 0 1	1	1	$(AC) \leftrightarrow (DP_L)$	Exchange the contents of AC and DP <sub>L</sub> .		
TAX	Transfer AC to DP <sub>X</sub>	1 1 0 0 1 1 1 1	1 1 1 1 0 0 1 0	2	2	$DP_X \leftarrow (AC)$	Transfer the contents of AC to DP <sub>X</sub> .		
TXA	Transfer DP <sub>X</sub> to AC	1 1 0 0 1 1 1 0	1 1 1 1 0 0 1 0	2	2	$AC \leftarrow (DP_X)$	Transfer the contents of DP <sub>X</sub> to AC.	ZF	
XAX	Exchange AC with DP <sub>X</sub>	0 1 0 0	0 0 1 0	1	1	$(AC) \leftrightarrow (DP_X)$	Exchange the contents of AC and DP <sub>X</sub> .		
TAY	Transfer AC to DP <sub>Y</sub>	1 1 0 0 1 1 1 1	1 1 1 1 0 0 1 1	2	2	$DP_Y \leftarrow (AC)$	Transfer the contents of AC to DP <sub>Y</sub> .		
TYA	Transfer DP <sub>Y</sub> to AC	1 1 0 0 1 1 1 0	1 1 1 1 0 0 1 1	2	2	$AC \leftarrow (DP_Y)$	Transfer the contents of DP <sub>Y</sub> to AC.	ZF	
XAY	Exchange AC with DP <sub>Y</sub>	0 1 0 0	0 0 1 1	1	1	$(AC) \leftrightarrow (DP_Y)$	Exchange the contents of AC and DP <sub>Y</sub> .		
[Flag mar	nipulation instructions]								
SFB n4	Set flag bit	0 1 1 1	n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	1	1	Fn ← 1	Set the flag specified by n4 to 1.		
RFB n4	Reset flag bit	0 0 1 1	n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub>	1	1	Fn ← 0	Reset the flag specified by n4 to 0.	ZF	
[Jump and	d subroutine instruction	s]						1	
JMP addr	Jump in the current bank	1 1 1 0 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	P <sub>11</sub> P <sub>10</sub> P <sub>9</sub> P <sub>8</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC13, 12 ← PC13, 12 PC11 to 0 ← P <sub>11</sub> to P <sub>8</sub>	Jump to the location in the same bank specified by the immediate data P12.		This becomes PC12 + (PC12) immediately following a BANK instruction.
JPEA	Jump to the address stored at E and AC in the current page	0 0 1 0	0 1 1 1	1	1	PC13 to 8 ← PC13 to 8, PC7 to 4 ← (E), PC3 to 0 ← (AC)	Jump to the location determined by replacing the lower 8 bits of the PC by E, AC.		
CAL addr	Call subroutine	0 1 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	0 P <sub>10</sub> P <sub>9</sub> P <sub>8</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	$\begin{array}{l} \text{PC13 to } 11 \leftarrow 0, \\ \text{PC10 to } 0 \leftarrow \\ \text{P}_{10} \text{ to P}_{0}, \\ \text{M4 (SP)} \leftarrow \\ (\text{CF, ZF, PC13 to 0}), \\ \text{SP} \leftarrow (\text{SP})\text{-4} \end{array}$	Call a subroutine.		
CZP addr	Call subroutine in the zero page	1 0 1 0	P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	1	2	$\begin{array}{l} \text{PC13 to 6,} \\ \text{PC10} \leftarrow \text{0,} \\ \text{PC5 to 2} \leftarrow \text{P}_3 \text{ to P}_0, \\ \text{M4 (SP)} \leftarrow \\ \text{(CF, ZF, PC12 to 0),} \\ \text{SP} \leftarrow \text{SP-4} \end{array}$	Call a subroutine on page 0 in bank 0.		
BANK	Change bank	0 0 0 1	1 0 1 1	1	1		Change the memory bank and register bank.		

Continued from preceding page.

	Mnemonic	Instructi	on code D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	ber of	ber of	Operation	Description	Affected status	Note
		$D_7 D_6 D_5 D_4$	$D_3 D_2 D_1 D_0$	Num byte	Num	.,		bits	
[Jump and	d subroutine instruction	s]							
PUSH reg	Push reg on M2 (SP)	1 1 0 0 1 1 1 1	1 1 1 1 1 i <sub>1</sub> i <sub>0</sub> 0	2	2	$M2 (SP) \leftarrow (reg)$ $SP \leftarrow (SP) - 2$	Store the contents of reg in M2 (SP). Subtract 2 from SP after the store.   reg i <sub>1</sub> i <sub>0</sub> HL 0 0  XY 0 1		
							AE 1 0   Illegal value 1 1 1   Add 2 to SP and then load the		
POP reg	Pop reg off M2 (SP)	1 1 0 0 1 1 1 0	1 1 1 1 1 i <sub>1</sub> i <sub>0</sub> 0	2	2	$SP \leftarrow (SP) + 2$ reg $\leftarrow [M2 (SP)]$	contents of M2(SP) into reg. The relation between i1i0 and reg is the same as that for the PUSH reg instruction.		
RT	Return from subroutine	0 0 0 1	1 1 0 0	1	2	$\begin{array}{c} SP \leftarrow (SP) + 4 \\ PC \leftarrow [M4 \ (SP)] \end{array}$	Return from a subroutine or interrupt handling routine. ZF and CF are not restored.		
RTI	Return from interrupt routine	0 0 0 1	1 1 0 1	1	2	$\begin{array}{c} SP \leftarrow (SP) + 4 \\ PC \leftarrow [M4 \ (SP)] \\ CF, ZF \leftarrow [M4 \ (SP)] \end{array}$	Return from a subroutine or interrupt handling routine. ZF and CF are restored.	ZF, CF	
[Branch ir	nstructions]								
BAt2 addr	Branch on AC bit	1 1 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>		2	2	PC7 to $0 \leftarrow P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ if (AC, t2) = 1	Branch to the location in the same page specified by $P_7$ to $P_0$ if the bit in AC specified by the immediate data $t_1$ $t_0$ is one.		
BNAt2 addr	Branch on no AC bit	1 0 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	0 0 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	$\begin{array}{c} \text{PC7 to 0} \leftarrow \\ \text{P}_7  \text{P}_6  \text{P}_5  \text{P}_4 \\ \text{P}_3  \text{P}_2  \text{P}_1  \text{P}_0 \\ \text{if (AC, t2)} = 0 \end{array}$	Branch to the location in the same page specified by $P_7$ to $P_0$ if the bit in AC specified by the immediate data $t_1$ $t_0$ is zero.		
BMt2 addr	Branch on M bit	1 1 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	0 1 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	$\begin{array}{c} \text{PC7 to 0} \leftarrow \\ \text{P}_7  \text{P}_6  \text{P}_5  \text{P}_4 \\ \text{P}_3  \text{P}_2  \text{P}_1  \text{P}_0 \\ \text{if [M (HL),t2]} \\ = 1 \end{array}$	Branch to the location in the same page specified by $P_7$ to $P_0$ if the bit in M (HL) specified by the immediate data $t_1$ $t_0$ is one.		
BNMt2 addr	Branch on no M bit		0 1 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	$\begin{array}{c} \text{PC7 to 0} \leftarrow \\ & P_7  P_6  P_5  P_4 \\ & P_3  P_2  P_1  P_0 \\ & \text{if [M (HL),t2]} \\ & = 0 \end{array}$	Branch to the location in the same page specified by $P_7$ to $P_0$ if the bit in M (HL) specified by the immediate data $t_1$ $t_0$ is zero.		
BPt2 addr	Branch on Port bit	1 1 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	1 0 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7 to $0 \leftarrow P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ if $[P (DP_L), t2] = 1$	Branch to the location in the same page specified by $P_7$ to $P_0$ if the bit in port (DP <sub>L</sub> ) specified by the immediate data $t_1$ $t_0$ is one.		Internal control registers can also be tested by executing this instruction immediately after a BANK instruction. However, this is limited to registers that can be read out.
BNPt2 addr	Branch on no Port bit	1 0 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	1 0 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7 to $0 \leftarrow$ P7 P6 P5 P4 P3 P2 P1 P0 if [P (DPL), 12] = 0	Branch to the location in the same page specified by $P_7$ to $P_0$ if the bit in port (DP <sub>L</sub> ) specified by the immediate data $t_1$ $t_0$ is zero.		Internal control registers can also be tested by executing this instruction immediately after a BANK instruction. However, this is limited to registers that can be read out.

Continued from preceding page.

Mnemonic		Instruction code  D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>		oer of	oer of	Operation	Description	Affected status bits	Note		
		D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Numk bytes							
[Branch instructions]											
BC addr	Branch on CF		1 1 0 0 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7 to $0 \leftarrow P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ if (CF) = 1	Branch to the location in the same page specified by $P_7$ to $P_0$ if CF is one.				
BNC addr	Branch on no CF	1 0 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	1 1 0 0 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7 to $0 \leftarrow P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ if (CF) = 0	Branch to the location in the same page specified by P <sub>7</sub> to P <sub>0</sub> if CF is zero.				
BZ addr	Branch on ZF	1 1 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	1 1 0 1 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7 to $0 \leftarrow P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ if $(ZF) = 1$	Branch to the location in the same page specified by $P_7$ to $P_0$ if ZF is one.				
BNZ addr	Branch on no ZF	1 0 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	1 1 0 0 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7 to $0 \leftarrow P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ if $(ZF) = 0$	Branch to the location in the same page specified by P <sub>7</sub> to P <sub>0</sub> if ZF is zero.				
BFn4 addr	Branch on flag bit		n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7 to $0 \leftarrow P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ if (Fn) = 1	Branch to the location in the same page specified by P <sub>0</sub> to P <sub>7</sub> if the flag (of the 16 user flags) specified by n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> is one.				
BNFn4 addr	Branch on no flag bit	1 0 1 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	n <sub>3</sub> n <sub>2</sub> n <sub>1</sub> n <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7 to $0 \leftarrow P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$ if (Fn) = 0	Branch to the location in the same page specified by $P_0$ to $P_7$ if the flag (of the 16 user flags) specified by $n_3$ $n_2$ $n_1$ $n_0$ is zero.				
[I/O instru	ctions]	Ī			1	T	I	1			
IP0	Input port 0 to AC	0 0 1 0	0 0 0 0	1	1	AC ← (P0)	Input the contents of port 0 to AC.	ZF			
IP	Input port to AC	0 0 1 0	0 1 1 0	1	1	$AC \leftarrow [P  (DP_L)]$	Input the contents of port P (DP <sub>L</sub> ) to AC.	ZF			
IPM	Input port to M	0 0 0 1	1 0 0 1	1	1	$M (HL) \leftarrow [P (DP_L)]$	Input the contents of port P (DP <sub>L</sub> ) to M (HL).				
IPDR i4	Input port to AC direct	1 1 0 0 0 0 1 1 0	1 1 1 1 1 1 1 <sub>3</sub> 1 <sub>2</sub> 1 <sub>1</sub> 1 <sub>0</sub>	2	2	AC ← [P (i4)]	Input the contents of P (i4) to AC.	ZF			
IP45	Input port 4, 5 to E, AC respectively	1 1 0 0 1	1 1 1 1 0 0	2	2	E ← [P (4)] AC ← [P (5)]	Input the contents of ports P (4) and P (5) to E and AC respectively.				
ОР	Output AC to port	0 0 1 0	0 1 0 1	1	1	$P (DP_L) \leftarrow (AC)$	Output the contents of AC to port P (DP <sub>L</sub> ).				
ОРМ	Output M to port	0 0 0 1	1 0 1 0	1	1	$P (DP_L) \leftarrow [M (HL)]$	Output the contents of M (HL) to port P (DP <sub>L</sub> ).				
OPDR i4	Output AC to port direct	1 1 0 0 0 0 1 1 1	1 1 1 1 I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	2	2	P (i4) ← (AC)	Output the contents of AC to P (i4).				
OP45	Output E, AC to port 4, 5 respectively	1 1 0 0 1	1 1 1 1 0 1 0 1	2	2	P (4) ← (E) P (5) ← (AC)	Output the contents of E and AC to ports P (4) and P (5) respectively.				
SPB t2	Set port bit	0 0 0 0	1 0 t <sub>1</sub> t <sub>0</sub>	1	1	$[P\ (DP_L),t2]\leftarrow 1$	Set to one the bit in port P (DP <sub>L</sub> ) specified by the immediate data t <sub>1</sub> t <sub>0</sub> .				
RPB t2	Reset port bit	0 0 1 0	1 0 t <sub>1</sub> t <sub>0</sub>	1	1	$[P (DP_L), t2] \leftarrow 0$	Clear to zero the bit in port P (DP <sub>L</sub> ) specified by the immediate data t <sub>1</sub> t <sub>0</sub> .	ZF			
ANDPDR i4, p4	And port with immediate data then output	1 1 0 0 I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	0 1 0 1 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	$ \begin{array}{c} P \; (P_3 \; to \; P_0) \leftarrow \\ [P \; (P_3 \; to \; P_0)] \; \lor \\ I_3 \; to \; I_0 \end{array} $	Take the logical and of P ( $P_3$ to $P_0$ ) and the immediate data $I_3 I_2 I_1 I_0$ and output the result to P ( $P_3$ to $P_0$ ).	ZF			
ORPDR i4, p4	Or port with immediate data then output	1 1 0 0 I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	0 1 0 0 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	$ \begin{array}{c} P \; (P_3 \; to \; P_0) \leftarrow \\ [P \; (P_3 \; to \; P_0)] \; \vee \\ I_3 \; to \; I_0 \end{array} $	Take the logical or of P ( $P_3$ to $P_0$ ) and the immediate data $I_3$ $I_2$ $I_1$ $I_0$ and output the result to P ( $P_3$ to $P_0$ ).	ZF			

Continued from preceding page.

Mnemonic		Instruction code  D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>		oer of	Number of cycles	Operation	Description	Affected	Note		
		D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	$D_3 D_2 D_1 D_0$	Numk bytes	Numb	Operation	Description	status bits	ivote		
[Timer control instructions]											
WTTM0	Write timer 0	1 1 0 0	1 0 1 0	1	2	TIMER0 $\leftarrow$ [M2 (HL)], (AC)	Write the contents of M2 (HL), AC into the timer 0 reload register.				
WTTM1	Write timer 1	1 1 0 0	1 1 1 1 0 0	2	2	TIMER1 ← (E), (AC)	Write the contents of E, AC into the timer 1 reload register A.				
RTIM0	Read timer 0	1 1 0 0	1 0 1 1	1	2	M2 (HL), AC ← (TIMER0)	Read out the contents of the timer 0 counter into M2 (HL), AC.				
RTIM1	Read timer 1	1 1 0 0 1 1 1 1	1 1 1 1 1 0 1	2	2	E, AC ← (TIMER1)	Read out the contents of the timer 1 counter into E, AC.				
START0	Start timer 0	1 1 0 0 1 1 1 0	1 1 1 1 0	2	2	Start timer 0 counter	Start the timer 0 counter.				
START1	Start timer 1	1 1 0 0 1 1 1 0	1 1 1 1 0 1 1	2	2	Start timer 1 counter	Start the timer 1 counter.				
STOP0	Stop timer 0	1 1 0 0 1 1 1 1	1 1 1 1 0	2	2	Stop timer 0 counter	Stop the timer 0 counter.				
STOP1	Stop timer 1	1 1 0 0 1 1 1 1	1 1 1 1 0 1 1	2	2	Stop timer 1 counter	Stop the timer 1 counter.				
[Interrupt	control instructions]										
MSET	Set interrupt master enable flag	1 1 0 0 0 0 1 0 1	1 1 0 1 0 0 0 0	2	2	MSE ← 1	Set the interrupt master enable flag to one.				
MRESET	Reset interrupt master enable flag	1 1 0 0 1	1 1 0 1 0 0 0 0	2	2	MSE ← 0	Clear the interrupt master enable flag to zero.				
EIH i4	Enable interrupt high	1 1 0 0 0 1 0 1	1 1 0 1 l <sub>3</sub> l <sub>2</sub> l <sub>1</sub> l <sub>0</sub>	2	2	EDIH ← (EDIH) ∀ i4	Set the interrupt enable flag to one.				
EIL i4	Enable interrupt low	1 1 0 0 0 1 0 0	1 1 0 1 l <sub>3</sub> l <sub>2</sub> l <sub>1</sub> l <sub>0</sub>	2	2	EDIL ← (EDIL) ∨ i4	Set the interrupt enable flag to one.				
DIH i4	Disable interrupt high	1 1 0 0 1	1 1 0 1 I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	2	2	$EDIH \leftarrow (EDIH) \land \overline{i4}$	Clear the interrupt enable flag to zero.	ZF			
DIL i4	Disable interrupt low	1 1 0 0 1 0 0	1 1 0 1 l <sub>3</sub> l <sub>2</sub> l <sub>1</sub> l <sub>0</sub>	2	2	$EDIL \leftarrow (EDIL) \land \overline{i4}$	Clear the interrupt enable flag to zero.	ZF			
WTSP	Write SP	1 1 0 0 1	1 1 1 1 1 1 1 0 1 0	2	2	SP ← (E), (AC)	Transfer the contents of E, AC to SP.				
RSP	Read SP	1 1 0 0 1	1 1 1 1 1 1 1 0 1 1	2	2	$E,AC \leftarrow (SP)$	Transfer the contents of SP to E, AC.				
[Standby	control instructions]	<del></del>	T			Γ	Г	1			
HALT	HALT	1 1 0 0 1	1 1 1 1 1 1 1 1 1 0	2	2	HALT	Enter halt mode.				
HOLD	HOLD	1 1 0 0 1	1 1 1 1 1 1 1 1 1 1	2	2	HOLD	Enter hold mode.				
[Serial I/O	control instructions]					ı					
STARTS	Start serial I O	1 1 0 0 1 1 1 0	1 1 1 1 1 1 1 1 1 0	2	2	START SI O	Start SIO operation.				
WTSIO	Write serial I O	1 1 0 0 1 1 1 0	1 1 1 1 1 1 1 1 1	2	2	$SIO \leftarrow (E), (AC)$	Write the contents of E, AC to SIO.				
RSIO	Read serial I O	1 1 0 0 1 1 1 1	1 1 1 1 1 1 1 1 1 1	2	2	$E,AC \leftarrow (SIO)$	Read the contents of SIO into E, AC.				
[Other instructions]											
NOP	No operation	0 0 0 0	0 0 0 0	1	1	No operation	Consume one machine cycle without performing any operation.				
SB i2	Select bank	1 1 0 0 1 1 1 0 0	1 1 1 1 0 0 I <sub>1</sub> I <sub>0</sub>	2	2	PC13, PC12 ← I <sub>1</sub> I <sub>0</sub>	Specify the memory bank.				

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 1997. Specifications and information herein are subject to change without notice.

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.