## DATA SHEET

## TDA8540 <br> $4 \times 4$ video switch matrix

Product specification
Supersedes data of April 1993
File under Integrated Circuits, IC02

## FEATURES

- ${ }^{2} \mathrm{C}$-bus or non- $\mathrm{I}^{2} \mathrm{C}$-bus mode (controlled by DC voltages)
- S-VHS or CVBS processing
- 3-state switches for all channels
- Selectable gain for the video channels
- sub-address facility
- Slave receiver in the $\mathrm{I}^{2} \mathrm{C}$ mode
- Auxiliary logic outputs for audio switching
- System expansion possible up to 7 devices (28 sources)
- Static short-circuit proof outputs
- ESD protection.


## APPLICATIONS

- Colour Television (CTV) receivers
- Peritelevision sets
- Satellite receivers.


## QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{CC}}$ | supply voltage |  | 7.2 | - | 8.8 | V |
| $\mathrm{I}_{\mathrm{CC}}$ | supply current |  | - | 20 | 30 | mA |
| $\mathrm{I}_{\mathrm{SO}}$ | isolation 'OFF' state | at $\mathrm{f}=5 \mathrm{MHz}$ | 60 | 80 | - | dB |
| B | 3 dB bandwidth |  | 12 | - | - | MHz |
| $\alpha_{\mathrm{ct}}$ | crosstalk attenuation between <br> channels |  | 60 | 70 | - | dB |

## ORDERING INFORMATION

| TYPE <br> NUMBER | NAME | PACKAGE |  |
| :---: | :---: | :--- | :--- |
|  | DESCRIPTION | VERSION |  |
| TDA8540 | DIP20 | plastic dual in-line package; 20 leads (300 mil) | SOT146-1 |
| TDA8540T | SO20 | plastic small outline package; 20 leads; body width 7.5 mm | SOT163-1 |

## BLOCK DIAGRAM



Fig. 1 Block diagram.

## $4 \times 4$ video switch matrix

PINNING

| SYMBOL | PIN | DESCRIPTION |
| :--- | :---: | :--- |
| OUT2 | 1 | video output 2 |
| D0 | 2 | control output 0 |
| OUT3 | 3 | video output 3 |
| V CC(D2,3) | 4 | driver supply voltage; for <br> drivers 2 and 3 |
| S2 | 5 | sub-address input 2 |
| IN0 | 6 | video input 0 (CVBS or <br> chrominance signal) |
| S1 | 7 | sub-address input 1 |
| IN1 | 8 | video input 1 (CVBS or <br> chrominance signal) |
| AGND | 9 | analog ground |
| IN2 | 10 | video input 2 (CVBS or luminance <br> signal) |
| S0 | 11 | sub-address input 0 |
| IN3 | 12 | video input 3 (CVBS or luminance <br> signal) |
| V $_{\text {CC }}$ | 13 | general supply voltage |
| OUT1 | 14 | video output 1 |
| VCC(D0,1) | 15 | driver supply voltage; for <br> drivers 0 and 1 |
| OUT0 | 16 | video output 0 |
| D1 | 17 | control output 1 |
| SCL | 18 | serial clock input |
| SDA | 19 | serial data input/output |
| DGND | 20 | digital ground |



Fig. 2 Pinning configuration.

## FUNCTIONAL DESCRIPTION

The TDA8540 is controlled via a bidirectional ${ }^{2} \mathrm{C}$-bus. 3 bits of the $\mathrm{I}^{2} \mathrm{C}$ address can be selected via the address pin, thus providing a facility for parallel connection of 7 devices.

Control options via the $\mathrm{I}^{2} \mathrm{C}$-bus:

- The input signals can be clamped at their negative peak (top sync).
- The gain factor of the outputs can be selected between $1 \times$ or $2 \times$.
- Each of the four outputs can individually be connected to one of the four inputs.
- Each output can individually be set in a high impedance state.
- Two binary output data lines can be controlled for switching accompanying sound signals.

The SDA and SCL pins (pins 19 and 18) can be connected to the ${ }^{2} \mathrm{C}$-bus or to DC switching voltage sources. Address inputs S 0 to S 2 (pins 11, 7 and 5) are used to select sub-addresses or switching to the non- $I^{2} \mathrm{C}$ mode. Inputs S0 to S2 can be connected to the supply voltage (HIGH) or the ground (LOW). In this way no peripheral components are required for selection.

Table $1 \quad I^{2} \mathrm{C}$-bus sub-addressing

| S2 | S1 | S0 | SUB-ADDRESS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | A2 | A1 | A0 |  |
| L | L | L | 0 | 0 | 0 |  |
| L | L | H | 0 | 0 | 1 |  |
| L | H | L | 0 | 1 | 0 |  |
| L | H | H | 0 | 1 | 1 |  |
| H | L | L | 1 | 0 | 0 |  |
| H | L | H | 1 | 0 | 1 |  |
| H | H | L | 1 | 1 | 0 |  |
| H | H | H | non I ${ }^{2}$ C addressable |  |  |  |

## $I^{2} \mathrm{C}$-bus control

After power-up the outputs are initialized in the high impedance state, and D0 and D1 are at a LOW level.

Detailed description of the $\mathrm{I}^{2} \mathrm{C}$-bus specification, with applications, is given in brochure "The $R^{2} C$-bus and how to use it". This brochure may be ordered using the code 939839340011.

The TDA8540 is a slave receiver and the protocol is given in Table 2.

Table 2 The TDA8540 protocol

| SEQUENCE |  |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{S}^{(1)}$ | $\mathrm{SLV}^{(2)}$ | $\mathrm{A}^{(3)}$ | SUB | $\mathrm{A}^{(3)}$ | DATA | $\mathrm{A}^{(3)}$ | DATA | $\mathrm{A}^{(3)}$ | $\mathrm{P}^{(4)}$ |

## Notes

1. $S=$ START condition.
2. Data transmission to the TDA8540 starts with the slave address (SLV).
3. $A=$ acknowledge bit, generated by TDA8540.
4. $\mathrm{P}=\mathrm{STOP}$ condition.

Table 3 Data transmission to the TDA8540 begins with SLV

| A6 |
| :---: |
| MSB |


| A5 | A4 | A3 | A2 | A1 | A0 | R/ <br> LSB |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 |  | $\mathrm{A} 1^{(1)}$ | $\mathrm{A} 0^{(1)}$ | $0^{(2)}$ |

## Notes

1. A 2 to A 0 : pin programmable slave address bits.
2. $R / \bar{W}=0$; write only.

After the SLV, a second byte, SUB, is required for selecting the functions, as shown in Table 4.

Table 4 The second byte: SUB

| $\mathbf{7}$ MSB | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | RS 1 | RS0 |

Options for SUB:
If SUB $=00 \mathrm{H}$ : access to switch control (SW1)
If SUB $=01 \mathrm{H}$ : access to gain/clamp/data control (GCO)
If SUB $=02 \mathrm{H}$ : access to output enable control (OEN).

## Remarks:

If more than one data byte is sent, the SUB byte will be automatically incremented.
If more than 3 data bytes are sent, the internal counter will roll over and the device will then rewrite the first register.

## Data Bytes

SWI (SUB $=00 \mathrm{H})$ : selects which input is connected to the different outputs, as shown in Table 5.
Table 5 SWI (SUB $=00 \mathrm{H}$ ) selection of inputs connected to outputs

| $\mathbf{7}$ MSB | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S 31 | S 30 | S 21 | S 20 | S 11 | S 10 | S 01 | S 00 |

Table 6 Selection of inputs

| OUTPUT | $\mathbf{S j 1}$ AND Sj0 ${ }^{(1)}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{0 0}$ | $\mathbf{0 1}$ | $\mathbf{1 0}$ | $\mathbf{1 1}$ |
| OUTj | IN0 | IN1 | IN2 | IN3 |

## Note

1. For $\mathrm{j}=0$ to 3 .

Example: if $\mathrm{S} 21=0$ and $\mathrm{S} 20=1$, then OUT2 is connected to IN 1 .

GCO (SUB = 01H):

- Selects the gain of each output.
- Selects the clamp action or mean value on inputs 0 and 1.
- Determines the value of the auxiliary outputs D1 and D0.

Table 7 GCO byte

| $\mathbf{7}$ MSB | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{G} 3^{(1)}$ | $\mathrm{G} 2^{(1)}$ | $\mathrm{G} 1^{(1)}$ | $\mathrm{G} 0^{(1)}$ | $\mathrm{CL} 1^{(2)}$ | $\mathrm{CLO}^{(2)}$ | $\mathrm{D} 1^{(3)}$ | $\mathrm{D} 0^{(3)}$ |

## Notes

1. For $\mathrm{j}=0$ to 3 : if $\mathrm{Gj}=0$ (1), then output j has a gain of 2 (1).
2. If CLO (CL1) $=0$, then input signal on INO (IN1) is clamped.
3. For $\mathrm{j}=0$ or 1 : if $\mathrm{Dj}=0(1)$, then logical output j is LOW (HIGH).

## $4 \times 4$ video switch matrix

OEN $($ SUB $=02 \mathrm{H})$ : selects, for each output, if the output is active or high impedance, see Table 8.
Table 8 OEN $(S U B=02 H)$ determines which output is active or high impedance

| $\mathbf{7}$ MSB | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{X}^{(1)}$ | $\mathrm{X}^{(1)}$ | $\mathrm{X}^{(1)}$ | $\mathrm{X}^{(1)}$ | $\mathrm{EN3}^{(2)}$ | $\mathrm{EN2}^{(2)}$ | $\mathrm{EN1}^{(2)}$ | $\mathrm{ENO}^{(2)}$ |

## Notes

1. $X=$ don't care.
2. For $\mathrm{j}=0$ to 3 : if $\mathrm{ENj}=0$ (1), then OUT j is high impedance (active).

After a power-on reset:

- The outputs are set to a high impedance state; the outputs are connected to INO; the gains are set at two and inputs IN0 and IN1 are clamped.
- Programming of the device is necessary because the outputs are in high impedance state.


## Non- $\mathbf{I}^{2} \mathrm{C}$-bus control

If the $\mathrm{S} 0, \mathrm{~S} 1$ and S 2 pins are all connected to $\mathrm{V}_{\mathrm{CC}}$ the device will enter the non- $\mathrm{I}^{2} \mathrm{C}$-bus mode.
After a power-on reset:

- Gain is set at two for all outputs.
- All inputs are clamped.
- All outputs are active.
- The matrix position is given by the SDA and SCL voltage level.

Table 9 Non- $1^{2} \mathrm{C}$-bus control

| OUTPUT | SCL AND SDA |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{0 0}$ | $\mathbf{0 1}$ | $\mathbf{1 0}$ | $\mathbf{1 1}$ |
| OUT3 | IN3 | IN2 | IN1 | IN0 |
| OUT2 | IN2 | IN3 | IN0 | IN1 |
| OUT1 | IN1 | IN0 | IN3 | IN2 |
| OUT0 | IN0 | IN1 | IN2 | IN3 |

SCL and SDA act as normal input pins:
SCL interchanges (OUT3 and OUT2) with (OUT1 and OUT0).
SDA interchanges OUT3 with OUT2 and OUT1 with OUT0.
Remark: For use with chrominance signals, the clamp action must be overruled by external bias.

## LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

| SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{CC}}$ | supply voltage (pin 13) |  | -0.3 | +9.1 | V |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation |  | - | 750 | mW |
| $\mathrm{~V}_{\mathrm{CC}(\mathrm{DO}, 1)}, \mathrm{V}_{\mathrm{CC}(\mathrm{D} 2,3)}$ | driver supply voltage |  | -0.3 | +13.8 | V |
| IN0 to IN3 | video input voltage |  | -0.3 | +7.2 | V |
| OUT0 to OUT3 | video output voltage |  | -0.3 | +7.2 | V |
| D0, D1 | control output voltage |  | -0.3 | +7.2 | V |
| SDA, SDL | I $^{2} \mathrm{C}$ input/output voltage |  | -0.3 | +8.8 | V |
| S0 to S2 | sub-address input voltage |  | -0.3 | +8.8 | V |
| $\mathrm{~T}_{\text {stg }}$ | IC storage temperature |  | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | junction temperature |  | - | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {es }}$ | electrostatic handling | HBM; note 1 | -1500 | +1500 | V |

## Notes

1. Human Body Model (HBM): in accordance with UZW-BO/FQ-A302.
2. Machine Model (MM): in accordance with UZW-BO/FQ-B302 (stress reference pins: AGND and DGND short-circuited and $\mathrm{V}_{\mathrm{CC}}$ ).

THERMAL CHARACTERISTICS

| SYMBOL | PARAMETER | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| $R_{\text {th } j \text {-a }}$ | thermal resistance from junction to ambient in free air |  |  |
|  | SOT146-1 | 60 (typ.) | K/W |
|  | SOT163-1 | 85 (typ.) | K/W |

## OPERATING CHARACTERISTICS

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| General |  |  |  |  |  |  |
| $\mathrm{V}_{\text {CC }}$ | supply voltage (pin 13) |  | 7.2 | - | 8.8 | V |
| $\mathrm{T}_{\text {amb }}$ | operating ambient temperature |  | 0 | - | 70 | ${ }^{\circ} \mathrm{C}$ |
| Video inputs (pins 6, 8, 10 and 12) |  |  |  |  |  |  |
| $\mathrm{C}_{1}$ | external capacitor |  | - | 100 | - | nF |
| $V_{1(p-p)}$ | C signal amplitude (peak-to-peak value) | note 1 | - | - | 1 | V |
| $V_{I(p-p)}$ | CVBS or Y-signal amplitude (peak-to-peak value) | note 2 | - | - | 1.5 | V |
| Video drivers (pins 4 and 15) |  |  |  |  |  |  |
| $\mathrm{R}_{\mathrm{D}}$ | external collector resistor | note 3 | - | 25 | - | $\Omega$ |
| $\mathrm{C}_{\mathrm{D}}$ | external decoupling capacitor | note 4 | - | 22 | - | $\mu \mathrm{F}$ |


| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Sub-address S0, S1 and S2 (pins 5, 7 and 11) |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH level input voltage |  | 4 | - | $\mathrm{V}_{\mathrm{CC}}$ | V |  |
| $\mathrm{V}_{\mathrm{IL}}$ | LOW level input voltage |  | 0 | - | 1 | V |  |

## Notes

1. Only for pins 6 and 8 when clamp action is not selected for these pins.
2. On all the video input pins, when non- $I^{2} \mathrm{C}$-bus control mode is selected or when clamp action is selected on pins 6 and 8 (by $\mathrm{I}^{2} \mathrm{C}$-bus control).
3. Connected between $\mathrm{V}_{\mathrm{CC}}$ and pin 4 or pin 15.
4. Connected between AGND and pin 4 or pin 15.

## CHARACTERISTICS

$\mathrm{V}_{\mathrm{CC}}=8 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; gain condition, clamp condition and OFF state are controlled by the $\mathrm{I}^{2} \mathrm{C}$-bus; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |  |
| ICC | supply current | without load | - | 20 | 30 | mA |
|  |  | OFF state | - | 12 | - | mA |
| Video inputs: INO to IN3 when the clamp is active (see Figs 3 and 4) |  |  |  |  |  |  |
| ILI | input leakage current | $\mathrm{V}_{1}=3 \mathrm{~V}$ | - | 0.4 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {clamp }}$ | input clamping voltage | $\mathrm{I}_{1}=5 \mu \mathrm{~A}$ | - | 2.2 | - | V |
| $\mathrm{I}_{\text {clamp }}$ | input clamping current | $\mathrm{V}_{1}=0 \mathrm{~V}$ | 1.2 | - | - | mA |
| Video inputs: INO and IN2 when the clamp is not active (see Fig.3) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {bias }}$ | DC input bias level | $\mathrm{I}_{\mathrm{I}}=0$ | - | 2.9 | - | V |
| $\mathrm{R}_{1}$ | input resistance |  | - | 10 | - | $\mathrm{k} \Omega$ |
| Video outputs: OUT0 to OUT3 (see Fig.5) |  |  |  |  |  |  |
| $\mathrm{Z}_{0}$ | output impedance | OFF state | 100 | - | - | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ | output resistance |  | - | 5 | - | $\Omega$ |
| ISO | isolation | OFF state; $\mathrm{f}=5 \mathrm{MHz}$ | 60 | - | - | dB |
| $\mathrm{V}_{\mathrm{O}}$ | output top sync level; (Y or CVBS) |  | 0.4 | 0.7 | 1 | V |
| $\mathrm{V}_{\text {bias }}$ | output mean value for chrominance signals | $\mathrm{G}=2$; load $=150 \Omega$ | 1.5 | 1.9 | 2.2 | V |
|  |  | $\mathrm{G}=1$; without load | 1 | 1.3 | 1.6 | V |
| $\mathrm{G}_{\mathrm{v}}$ | voltage gain | $\mathrm{G}=1 ; \mathrm{f}=1 \mathrm{MHz}$ | -1 | 0 | +1 | dB |
|  |  | $\mathrm{G}=2 ; \mathrm{f}=1 \mathrm{MHz}$ | 5 | 6 | 7 | dB |
| $\mathrm{G}_{\text {diff }}$ | differential gain | note 1 | - | 0.5 | 3 | \% |
| $\varphi_{\text {diff }}$ | differential phase | note 1 | - | 0.6 | - | deg |
| NL | non linearity | note 2 | - | 0.5 | 2 | \% |
| $\alpha_{c t}$ | crosstalk attenuation between channels | note 3 | 60 | 70 | - | dB |
| SVRR | supply voltage rejection | note 4 | 36 | 55 | - | dB |


| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{G}$ | maximum gain variation | $100 \mathrm{kHz}<\mathrm{f}<5 \mathrm{MHz}$ | - | 0.5 | - | dB |
|  |  | $100 \mathrm{kHz}<\mathrm{f}<8.5 \mathrm{MHz}$ | - | 1 | - | dB |
|  |  | $100 \mathrm{kHz}<\mathrm{f}<12 \mathrm{MHz}$ | - | 3 | - | dB |
| $\alpha_{c t}$ | crosstalk attenuation of $\mathrm{I}^{2} \mathrm{C}$-bus signals |  | 60 | - | - | dB |
| Auxiliary outputs D0 and D1 (open collector) |  |  |  |  |  |  |
| IOH | HIGH level output current | $\mathrm{V}_{\mathrm{OH}}=5.5 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OL }}$ | LOW level output voltage | $\mathrm{l}_{\mathrm{OL}}=4 \mathrm{~mA}$ | - | - | 0.4 | V |
| $\mathrm{I}^{2} \mathrm{C}$-bus inputs SCL and SDA |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{H}}$ | HIGH level input current | $\mathrm{V}_{\mathrm{IH}}=3.0 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | LOW level input current | $\mathrm{V}_{\mathrm{IL}}=1.5 \mathrm{~V}$ | -10 | - | - | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | input capacitance |  | - | - | 10 | pF |
| $\mathrm{I}^{2} \mathrm{C}$-bus output SDA |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | LOW level output voltage | $\mathrm{l}_{\mathrm{OL}}=3 \mathrm{~mA}$ | - | - | 0.4 | V |
| Sub-address S0, S1 and S2 |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{IH}}$ | HIGH level input current | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}$ | - | - | 10 | $\mu \mathrm{A}$ |
| IIL | LOW level input current | $\mathrm{V}_{\text {IL }}=0 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{A}$ |

## Notes

1. Gain set at 2 ; $R_{L}=150 \Omega$; test signal $D 2$ from CCIR 330 .
2. Gain set at $2 ; R_{L}=150 \Omega$; test signal $D 1$ from CCIR 17.
3. Measured from any selected input to output; $f=5 \mathrm{MHz} ; \mathrm{R}_{\mathrm{L}}=150 \Omega$; gain set at $2 ; \mathrm{V}_{\mathrm{I}}=1.5 \mathrm{~V}$ (peak-to-peak value). This measurement requires an optimized board.
4. Supply voltage ripple rejection: $20 \log \frac{\mathrm{~V}_{\text {ripple (supply) }}}{\mathrm{V}_{\text {ripple (on output) }}}$;
measured at $f=1 \mathrm{kHz}$ with $\mathrm{V}_{\text {ripple }}$ (supply max) $=100 \mathrm{mV}$ (peak-to-peak value).
The supply voltage rejection ratio is $>36 \mathrm{~dB}$ at $\mathrm{f}_{\max }=100 \mathrm{kHz}$.


Fig. 3 IN0 and IN1 inputs.


## APPLICATION INFORMATION


$\mathrm{V}_{\mathrm{CC}}=$ analog supply ( +8 V ).
Fig. 6 Application diagram.

## PACKAGE OUTLINES



Dimensions in mm.
Fig. 7 Plastic dual in-line package; 20 leads (300 mil); DIP20; SOT146-1.


## SOLDERING

## Plastic small outline packages

## By wave

During placement and before soldering, the component must be fixed with a droplet of adhesive. After curing the adhesive, the component can be soldered. The adhesive can be applied by screen printing, pin transfer or syringe dispensing.

Maximum permissible solder temperature is $260^{\circ} \mathrm{C}$, and maximum duration of package immersion in solder bath is 10 s , if allowed to cool to less than $150^{\circ} \mathrm{C}$ within 6 s . Typical dwell time is 4 s at $250^{\circ} \mathrm{C}$.

A modified wave soldering technique is recommended using two solder waves (dual-wave), in which a turbulent wave with high upward pressure is followed by a smooth laminar wave. Using a mildly-activated flux eliminates the need for removal of corrosive residues in most applications.

## BY SOLDER PASTE REFLOW

Reflow soldering requires the solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the substrate by screen printing, stencilling or pressure-syringe dispensing before device placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt, infrared, and vapour-phase reflow. Dwell times vary between 50 and 300 s according to method. Typical reflow temperatures range from 215 to $250^{\circ} \mathrm{C}$.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 min at $45^{\circ} \mathrm{C}$.

Repairing soldered joints (by Hand-HELD SOLDERING IRON OR PULSE-HEATED SOLDER TOOL)

Fix the component by first soldering two, diagonally opposite, end pins. Apply the heating tool to the flat part of the pin only. Contact time must be limited to 10 s at up to $300^{\circ} \mathrm{C}$. When using proper tools, all other pins can be soldered in one operation within 2 to 5 s at between 270 and $320^{\circ} \mathrm{C}$. (Pulse-heated soldering is not recommended for SO packages.)

For pulse-heated solder tool (resistance) soldering of VSO packages, solder is applied to the substrate by dipping or by an extra thick tin/lead plating before package placement.

## Plastic dual in-line packages

## BY DIP OR WAVE

The maximum permissible temperature of the solder is $260^{\circ} \mathrm{C}$; this temperature must not be in contact with the joint for more than 5 s . The total contact time of successive solder waves must not exceed 5 s .

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

## Repairing soldered joints

Apply a low voltage soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below $300^{\circ} \mathrm{C}$, it must not be in contact for more than 10 s ; if between 300 and $400^{\circ} \mathrm{C}$, for not more than 5 s .

## DEFINITIONS

| Data sheet status |  |
| :--- | :--- |
| Objective specification | This data sheet contains target or goal specifications for product development. |
| Preliminary specification | This data sheet contains preliminary data; supplementary data may be published later. |
| Product specification | This data sheet contains final product specifications. |
| Limiting values | Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or <br> more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation <br> of the device at these or at any other conditions above those given in the Characteristics sections of the specification <br> is not implied. Exposure to limiting values for extended periods may affect device reliability. |

## Application information

Where application information is given, it is advisory and does not form part of the specification.

## LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

## PURCHASE OF PHILIPS ${ }^{2}$ ² COMPONENTS

 components in the $I^{2} \mathrm{C}$ system provided the system conforms to the $\mathrm{I}^{2} \mathrm{C}$ specification defined by Philips. This specification can be ordered using the code 939839340011.

## NOTES

## NOTES

## NOTES

## Philips Semiconductors - a worldwide company

Argentina: IEROD, Av. Juramento 1992-14.b, (1428) BUENOS AIRES, Tel. (541)786 7633, Fax. (541)786 9367
Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. (02)805 4455, Fax. (02)805 4466
Austria: Triester Str. 64, A-1101 WIEN, P.O. Box 213, Tel. (01)60 101-1236, Fax. (01)60 101-1211
Belgium: Postbus 90050,5600 PB EINDHOVEN, The Netherlands, Tel. (31)40 783 749, Fax. (31)40 788399
Brazil: Rua do Rocio 220-5 th floor, Suite 51, CEP: 04552-903-SÃO PAULO-SP, Brazil. P.O. Box 7383 (01064-970). Tel. (011)821-2333, Fax. (011)829-1849
Canada: PHILIPS SEMICONDUCTORS/COMPONENTS: Tel. (800) 234-7381, Fax. (708) 296-8556
Chile: Av. Santa Maria 0760, SANTIAGO, Tel. (02)773 816, Fax. (02)777 6730
Colombia: IPRELENSO LTDA, Carrera 21 No. 56-17, 77621 BOGOTA, Tel. (571)249 7624/(571)217 4609, Fax. (571)217 4549
Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. (032)88 2636, Fax. (031)57 1949
Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. (9)0-50261, Fax. (9)0-520971
France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex, Tel. (01)4099 6161, Fax. (01)4099 6427
Germany: P.O. Box 1063 23, 20043 HAMBURG, Tel. (040)3296-0, Fax. (040)3296 213.
Greece: No. 15, 25th March Street, GR 17778 TAVROS, Tel. (01)4894 339/4894 911, Fax. (01)4814 240
Hong Kong: PHILIPS HONG KONG Ltd., 15/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG, N.T., Tel. (852)424 5121, Fax. (852)480 6960/480 6009
India: Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd. Worli, Bombay 400018 Tel. (022)4938 541, Fax. (022)4938 722
Indonesia: Philips House, Jalan H.R. Rasuna Said Kav. 3-4, P.O. Box 4252, JAKARTA 12950, Tel. (021)5201 122, Fax. (021)5205 189
Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. (01)640 000, Fax. (01)640 200
Italy: PHILIPS SEMICONDUCTORS S.r.I., Piazza IV Novembre 3, 20124 MILANO, Tel. (0039)2 6752 2531, Fax. (0039)2 67522557
Japan: Philips Bldg 13-37, Kohnan2-chome, Minato-ku, TOKYO 108, Tel. (03)3740 5028, Fax. (03)3740 0580
Korea: (Republic of) Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. (02)794-5011, Fax. (02)798-8022
Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. (03)750 5214, Fax. (03)757 4880
Mexico: 5900 Gateway East, Suite 200, EL PASO, TX 79905, Tel. 9-5(800)234-7381, Fax. (708)296-8556
Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB Tel. (040)783749, Fax. (040)788399
New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. (09)849-4160, Fax. (09)849-7811
Norway: Box 1, Manglerud 0612, OSLO,
Tel. (022)74 8000, Fax. (022)74 8341

Pakistan: Philips Electrical Industries of Pakistan Ltd., Exchange Bldg. ST-2/A, Block 9, KDA Scheme 5, Clifton, KARACHI 75600, Tel. (021)587 4641-49, Fax. (021)577035/5874546.
Philippines: PHILIPS SEMICONDUCTORS PHILIPPINES Inc, 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. (02)810 0161, Fax. (02)817 3474
Portugal: PHILIPS PORTUGUESA, S.A., Rua dr. António Loureiro Borges 5, Arquiparque - Miraflores, Apartado 300, 2795 LINDA-A-VELHA, Tel. (01)4163160/4163333, Fax. (01)4163174/4163366.
Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. (65)350 2000, Fax. (65)251 6500
South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000, Tel. (011)470-5911, Fax. (011)470-5494.
Spain: Balmes 22, 08007 BARCELONA, Tel. (03)301 6312, Fax. (03)301 4243
Sweden: Kottbygatan 7, Akalla. S-164 85 STOCKHOLM, Tel. (0)8-632 2000, Fax. (0)8-632 2745
Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. (01)488 2211, Fax. (01)481 7730
Taiwan: PHILIPS TAIWAN Ltd., 23-30F, 66, Chung Hsiao West Road, Sec. 1. Taipeh, Taiwan ROC, P.O. Box 22978 , TAIPEI 100, Tel. (02)388 7666, Fax. (02)382 4382.
Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, Bangkok 10260, THAILAND, Tel. (662)398-0141, Fax. (662)398-3319.
Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. (0212)279 2770, Fax. (0212)282 6707
United Kingdom: Philips Semiconductors LTD., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. (0181)730-5000, Fax. (0181)754-8421
United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. (800)234-7381, Fax. (708)296-8556
Uruguay: Coronel Mora 433, MONTEVIDEO, Tel. (02)70-4044, Fax. (02)92 0601

Internet: http://www.semiconductors.philips.com/ps/
For all other countries apply to: Philips Semiconductors,
International Marketing and Sales, Building BE-p,
P.O. Box $218,5600 \mathrm{MD}$, EINDHOVEN, The Netherlands,

Telex 35000 phtcnl, Fax. +31-40-724825
SCD38 © Philips Electronics N.V. 1994
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands
533061/1500/03/pp20
Date of release: 1995 Feb 06
Document order number: 939774730011

This datasheet has been downloaded from: www.DatasheetCatalog.com Datasheets for electronic components.

