

LA4582CM


Pre + Power Amplifier for 3-V Headphone Stereo Systems

Overview

The LA4582CM is a preamplifier plus power amplifier IC that support auto-reverse, and was developed for 3-V headphone stereo systems.

Features


 The LA4582CM was developed for cassette playback systems, and in addition to preamplifier and power amplifier functions, it also provides low boost and automatic power limitation (PVSS: Peak Volume Select System) functions.



- Provided in a 36-pin miniature flat package (0.65 mm lead pitch) that is optimal for set miniaturization.
- Capable of driving 8- Ω speakers
- Two-channel playback auto-reverse preamplifier
- Two-channel headphone power amplifier
- Low-frequency boost function (auto-loudness effect)
- Output suppression function (PVSS)
- Two-channel radio input switch (pre-mute switch)
- · Power mute switch

Package Dimension

unit: mm



Specifications

Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{CC} max		4.5	V
Allowable power dissipation	Pd max		375	mW
Operating temperature	Topr		-20 to +75	°C
Storage temperature	Tstg		-40 to +150	°C

Operating Conditions at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V _{CC}		3.0	V
Operating voltage range	V _{CC} op		1.8 to 3.6	V


LA4582CM

Operating Characteristics at Ta = 25°C, V_{CC} = 3.0 V, fi = 1 kHz, 0.775 V = 0 dBm R_L = 10 k Ω (preamplifier), R_L = 30 k Ω (low boost), R_L = 16 Ω (power amplifier)


Parameter	Symbol	Conditions	Ratings			Unit
	Symbol		min	typ	max]
[PRE + L.BOOST + PVSS + POWER]						
Quiescent current	I _{CCO} 1	Rg = $2.2 \text{ k}\Omega$, low boost off, PVSS off	13	19	29	mA
	I _{CCO} 2	$Rg = 2.2 \text{ k}\Omega$, low boost on, PVSS on	14	20	30	mA
Voltage gain (closed loop)	VG _T	$V_O = -5 \text{ dBm}$	62.5	64.5	67.5	dB
[Preamplifier]						
Voltage gain (open loop)	VG ₀	$V_O = -5 \text{ dBm}$	70	83		dB
Voltage gain (closed loop)	VG ₁	$V_O = -5 \text{ dBm}$		40		dB
Maximum output voltage	V _O max1	THD = 1%, V _{CC} = 1.8 V	0.1	0.2		V
Total harmonic distortion	THD ₁	V _O = 0.2 V, VG = 40 dB/NAB		0.05	0.5	%
Equivalent input noise voltage	V _{NI}	Rg = $2.2 \text{ k}\Omega$, BPF = 20 Hz to 20 kHz		1.3	2.0	μV
Crosstalk	CT ₁	Rg = 2.2 kΩ, TUNE 1 kHz	60	80		dB
Ripple rejection	Rr ₁	$Rg = 2.2 \text{ k}\Omega, \text{ V}_{CC} = 1.8 \text{ V},$ $\text{Vr} = -20 \text{ dBm, fr} = 100 \text{ Hz}$	40	50		dB
[Power Amplifier]						
Output power	Po	THD = 10%	23	34		mW
Voltage gain (closed loop)	VG ₂	$V_O = -5 \text{ dBm}$	27	29	32	dB
Total harmonic distortion	THD ₂	P _O = 1 mW		0.4	1.0	%
Interchannel crosstalk	CT ₂	$V_{\Omega} = -5 \text{ dBm}, R_{V} = 0 \Omega$	30	40		dB
Output noise voltage	V _{NO1}	$R_V = 0 \Omega$, BPF = 20 Hz to 20 kHz		25	40	μV
Ripple rejection	Rr ₂	$R_V = 0 \Omega$, $V_r = -20 \text{ dBm}$ fr = 100 Hz, $V_{CC} = 1.8 \text{ V}$	45	55		dB
Input resistance	Ri		22	30	38	kΩ
DC offset voltage	V _{ODC OFF}	Between pin 8 and pins 4 to 6	-90		+90	mV
[L·BOOST]			I I	l		ļ.
Voltage gain	VG ₃	V _{IN} = -30 dBm, boost: on/off	-2.3	-3.8	-5.3	dB
	BST ₁	V _{INBST} = -30 dBm, f = 100 Hz, boost: on	11.2	14.7	18.2	dB
Boost	BST ₂	V _{INBST} = -30 dBm, f = 10 Hz, boost: on	7.0	8.5	10	dB
Maximum output voltage	V _O max2	THD = 1%, boost: on	0.3	0.5		V
Total harmonic distortion	THD ₃	V _O = 0.1 V, boost: on		0.04	0.5	%
Interchannel crosstalk	CT ₃	$V_O = -20$ dBm, Rg = 0, boost: on	25	32		dB
Output noise voltage	V _{NO2}	Rg = 0, BPF = 20 Hz to 20 kHz, boost: off		2.0	5.0	μV
Ripple rejection	Rr3	Rg = 0, f _R = 100 Hz, V _R = -20 dBm, V _{CC} = 1.8 V, boost: on	45	53		dB
[L·BOOST + PVSS + POWER] $R_V = 30 \text{ k}\Omega$	max	1	1			I
Voltage gain	VG ₄	V _{IN} = -40 dBm, f = 1 kHz, boost: on/off	22.0	24.5	28.0	dB
9 - 9	V _O 1	V _{IN} = -43 dBm, f = 100 Hz, boost: on	0.13	0.23	0.33	V
Low boost output voltage	V _O 2	V _{IN} = -28 dBm, f = 100 Hz, boost: on	0.25	0.4	0.55	V
Low boost total harmonic distortion	THD ₄	V _{IN} = -40 dBm, f = 100 Hz, boost: on		0.5	1.2	%
PVSS voltage	V _O 3	V _{IN} = -40 dBm, PVSS2	-40	-37	-34	dBm
PVSS width	W _{PVSS}	Input increment between the point where operation starts and the point where the output is +4 dB from there. PVSS: on	30	40		dB
PVSS total harmonic distortion	THD ₅	V _{IN} = -40 dBm, PVSS2		0.5	1.2	%
PVSS start input	V _{OPIN}	PVSS2	-67	-63	-59	dBm

Note: The amount of boost for a 1-kHz signal.

Block Diagram




Test Circuit



Unit (Resistance: Ω , Capacitance: F)

Sample Application Circuit



LA4582CM

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of June, 1997. Specifications and information herein are subject to change without notice.

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.