
- Operating Voltage Range of 4.5 V to 5.5 V
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 80-μA Max I<sub>CC</sub>
- Typical t<sub>pd</sub> = 12 ns
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 μA Max

SN54HCT273 ... J OR W PACKAGE SN74HCT273 ... DB, DW, N, NS, OR PW PACKAGE (TOP VIEW)

CLR [	1	U	20	v <sub>cc</sub>
1Q [	2		19	] 8Q
1D [	3		18	] 8D
2D [	4		17	] 7D
2Q [	5		16	] 7Q
3Q [	6		15	] 6Q
3D [	7		14	] 6D
4D [	8		13	] 5D
4Q [	9		12	] 5Q
GND [	10		11	CLK

- Inputs Are TTL-Voltage Compatible
- Contain Eight D-Type Flip-Flops
- Direct Clear Input
- Applications Include:
  - Buffer/Storage Registers
  - Shift Registers
  - Pattern Generators

SN54HCT273 . . . FK PACKAGE (TOP VIEW)



### description/ordering information

These devices are positive-edge-triggered D-type flip-flops with a common enable input. The 'HCT273 devices are similar to the 'HCT377 devices, but feature a common clear enable (CLR) input instead of a latched clock.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output. The circuits are designed to prevent false clocking by transitions at  $\overline{\text{CLR}}$ .

#### **ORDERING INFORMATION**

TA	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP – N	Tube of 20	SN74HCT273N	SN74HCT273N	
	0010 DW	Tube of 25	SN74HCT273DW	1107070	
	SOIC – DW	Reel of 2000	SN74HCT273DWR	HCT273	
4000 +- 0500	SOP - NS	Reel of 2000	SN74HCT273NSR	HCT273	
-40°C to 85°C	SSOP – DB	Reel of 2000	SN74HCT273DBR	HT273	
		Tube of 70	SN74HCT273PW		
	TSSOP - PW	Reel of 2000	SN74HCT273PWR	HT273	
		Reel of 250	SN74HCT273PWT		
	CDIP – J	Tube of 20	SNJ54HCT273J	SNJ54HCT273J	
-55°C to 125°C	CFP – W	Tube of 85	SNJ54HCT273W	SNJ54HCT273W	
	LCCC – FK	Tube of 55	SNJ54HCT273FK	SNJ54HCT273FK	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




# FUNCTION TABLE (each flip-flop)

	INPUTS	OUTPUT	
CLR	CLK	D	Q
L	Х	Χ	L
Н	$\uparrow$	Н	Н
Н	$\uparrow$	L	L
Н	L	Χ	Q <sub>0</sub>

## logic diagram (positive logic)



## logic diagram, each flip-flop (positive logic)





SCLS068E - NOVEMBER 1988 - REVISED AUGUST 2003

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		$\dots$ -0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see	ee Note 1)	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CO</sub>	c) (see Note 1)	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	- 	±25 mA
Continuous current through V <sub>CC</sub> or GND		±50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2):	: DB package	70°C/W
	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T <sub>sta</sub>		65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions (see Note 3)

			SN	54HCT27	73	SN	74HCT2	73	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
$V_{IH}$	High-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2	, S		2			V
V <sub>IL</sub>	Low-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		P	8.0			8.0	V
VI	Input voltage		0	5	VCC	0		VCC	V
VO	Output voltage		0	3	VCC	0		VCC	V
Δt/Δν	Input transition rise/fall time		000	) <sup>*</sup>	500			500	ns
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		١,,	Т	A = 25°C	;	SN54HCT273		SN74HCT273		
PARAMETER	TEST C	ONDITIONS	vcc vcc	VCC MIN TYP MAX		MIN	MAX	MIN	MAX	UNIT	
	M MM	I <sub>OH</sub> = -20 μA	4.5 V	4.4	4.499		4.4		4.4		.,
V <sub>OH</sub>	$V_I = V_{IH}$ or $V_{IL}$	$I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.30		3.7	2	3.84		V
.,	V V	I <sub>OL</sub> = 20 μA	4.5 V		0.001	0.1		0.1		0.1	.,
V <sub>OL</sub>	$V_I = V_{IH}$ or $V_{IL}$	I <sub>OL</sub> = 4 mA	4.5 V		0.17	0.26		0.4		0.33	V
lj	VI = VCC or 0		5.5 V		±0.1	±100		±1000		±1000	nA
ICC	$V_I = V_{CC}$ or 0,	IO = 0	5.5 V			8	3	160		80	μΑ
ΔlCC‡	One input at 0.5 V Other inputs at 0 c		5.5 V		1.4	2.4	PRO1	3		2.9	mA
C <sub>i</sub>			4.5 V to 5.5 V		3	10		10		10	рF

<sup>‡</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or VCC.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

# timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			.,	T <sub>A</sub> =	25°C	SN54H	CT273	SN74H	CT273	
			vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
£	f <sub>clock</sub> Clock frequency		4.5 V		25		16		20	MHz
¹clock			5.5 V		28		19		23	IVIHZ
01//11		4.5 V	20		30		25			
	CLK high or low	5.5 V	18		25	14	22			
ιW	t <sub>W</sub> Pulse duration	CLD Ion	4.5 V	16		24	KE	20		ns
		CLR low	5.5 V	14		20	Q	17		
		Data	4.5 V	20		30		25		
	Oakon that a bafana OLKA	Data	5.5 V	17		25		21		
<sup>t</sup> su	t <sub>Su</sub> Setup time before CLK↑	OLD in a stine	4.5 V	20		30		25		ns
	CLR inactive	5.5 V	17		25		21		1	
4.			4.5 V	0		0		0		200
th	Hold time data after CLK↑		5.5 V	0		0		0		ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

		T0		SN54HCT273					
PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC	T <sub>A</sub> = 25°C			MAY	UNIT	
	(INFOT)	(0011 01)		MIN	TYP	MAX	MIN	MAX	
			4.5 V	25	31		16		NAL I-
<sup>T</sup> max	<sup>†</sup> max		5.5 V	28	37	3	19		MHz
	CLR		4.5 V		15	34		50	
<sup>t</sup> pd	CLR Any	Any	5.5 V		12	29		42	ns
	<u> </u>	A	4.5 V		17	<u>(</u> ) 15		50	
<sup>t</sup> PHL	CLR	Any	5.5 V		15	34		42	ns
t <sub>t</sub>		Any 4.5 V 5.5 V	4.5 V		8	18		22	
				7	19		21	ns	


# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

		ТО (ОИТРИТ)		SN74HCT273						
PARAMETER	FROM (INPUT)		\/_	VCC	T <sub>A</sub> = 25°C		;		MAX	UNIT
	( 01)			MIN	TYP	MAX	MIN			
			4.5 V	25	31		20		N.41.1-	
<sup>T</sup> max	<sup>†</sup> max		5.5 V	28	37		23		MHz	
	OLD.		4.5 V		15	34		42		
<sup>t</sup> pd	CLR	Any	5.5 V		12	29		36	ns	
	CLR	A	4.5 V		17	34		42		
<sup>t</sup> PHL	CLR	Any	5.5 V		15	29		36	ns	
tţ		Δ	4.5 V		8	15		19		
		Any	5.5 V		7	14		17	ns	

### operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load	30	pF

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and test-fixture capacitance.


- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f = 6 \ ns$ ,  $t_f = 6 \ ns$ .
- C. The outputs are measured one at a time with one input transition per measurement.
- D. For clock inputs,  $f_{\text{max}}$  is measured when the input duty cycle is 50%.
- E. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

## N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



# DW (R-PDSO-G20)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.




### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### DB (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE

### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

### PW (R-PDSO-G\*\*)

### 14 PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.