DATA SHEET **SAA3010** Infrared remote control transmitter RC-5

Philips Semiconductors

Product specification

Infrared remote control transmitter RC-5

FEATURES

- Low voltage requirement
- · Biphase transmission technique
- Single pin oscillator
- Test mode facility

GENERAL DESCRIPTION

The SAA3010 is intended as a general purpose (RC-5) infrared remote control system for use where a low voltage supply and a large debounce time are expected.

QUICK REFERENCE DATA

The device can generate 2048 different commands and utilizes a keyboard with a single pole switch for each key. The commands are arranged so that 32 systems can be addressed, each system containing 64 different commands. The keyboard interconnection is illustrated by Fig.3.

The circuit response to legal (one key pressed at a time) and illegal (more than one key pressed at a time) keyboard operation is specified in the section "Keyboard operation".

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage range	V _{DD}	2	_	7	V
Input voltage range (note 1)	VI	-0.5	_	V _{DD} +0.5	V
Input current	I	_	_	±10	mA
Output voltage range (note 1)	Vo	-0.5	_	V _{DD} +0.5	V
Output current	IO	-	-	±10	mA
Operating ambient temperature range	T _{amb}	-25	_	85	°C

Note

1. V_{DD}+0.5 V must not exceed 9 V.

WARNING The use of this device must conform with the Philips Standard number URT-0421.


PACKAGE OUTLINES

28-lead DIL plastic; (SOT117); SOT117-1; 1996 September 11. 28-lead mini-pack; plastic (SO28; SOT136A); SOT136-1; 1996 September 11. SAA3010



DHILIDS

BLOCK DIAGRAM



PINNING

PIN	MNEMONIC ⁽¹⁾	FUNCTION
1	X7 (IPU)	sense input from key matrix
2	SSM (I)	system mode selection input
3-6	Z0-Z3 (IPU)	sense inputs from key matrix
7	MDATA (OP3)	generated output data modulated with 1/12 the oscillator frequency at a 25% duty factor
8	DATA (OP3)	generated output information
9-13	DR7-DR3 (ODN)	scan drivers
14	V _{SS}	ground (0 V)
15-17	DR2-DR0 (ODN)	scan drivers
18	OSC (I)	oscillator input
19	TP2 (I)	test point 2
20	TP1 (I)	test point 1
21-27	X0-X6 (IPU)	sense inputs from key matrix
28	V _{DD} (I)	voltage supply

Note

1. (I) = input

(IPU) = input with p-channel pull-up transistor(ODN) = output with open drain n-channel transistor(OP3) = output 3-state

Fig.2 Pinning diagram.

X7 1

SSM 2

Z0 3

Z1 4

Z2 5

Z3 6

MDATA 7

DATA 8

DR7 9

DR6 10 DR5 11

DR4 12 DR3 13

V_{SS} 14

28 V_{DD}

27 X6

26 X5

25 X4

24 X3

23 X2

22 X1

21 X0

20 TP1


18 OSC

16 DR1

MGE346

SAA3010

Infrared remote control transmitter RC-5



SAA3010

FUNCTIONAL DESCRIPTION

Keyboard operation

Every connection of one X-input and one DR-output will be recognized as a legal key operation and will cause the device to generate the corresponding code. The same applies to every connection of one Z-input to one DR-output with the proviso that SSM must be LOW. When SSM is HIGH a wired connection must exist between a Z-input and a DR-output. If no connection is present the system number will not be generated. Activating two or more X-inputs, Z-inputs or Z-inputs and X-inputs at the same time is an illegal action and inhibits further activity (oscillator will not start).

When one X- or Z-input is connected to more than one DR-output, the last scan signal will be considered as legal.

The maximum value of the contact series resistance of the switched keyboard is 7 k Ω .

Inputs

In the quiescent state the command inputs X0 to X7 are held HIGH by an internal pull-up transistor. When the system mode selection (SSM) input is LOW and the system is quiescent, the system inputs Z0 to Z3 are also held HIGH by an internal pull-up transistor. When SSM is HIGH the pull-up transistor for the Z-inputs is switched off, in order to prevent current flow, and a wired connection in the Z-DR matrix provides the system number.

Outputs


The output signal DATA transmits the generated information in accordance with the format illustrated by Fig.4 and Tables 1 and 2. The code is transmitted using a biphase technique as illustrated by Fig.5. The code consists of four parts:


- Start part -1.5 bits (2 × logic 1)
- Control part -1 bit
- System part -5 bits
- Command part -6 bits

The output signal MDATA transmits the generated information modulated by 1/12 of the oscillator frequency with a 50% duty factor.

In the quiescent state both DATA and MDATA are non-conducting (3-state outputs).

The scan driver outputs DR0 to DR7 are open drain n-channel transistors and conduct when the circuit is quiescent. After a legal key operation the scanning cycle is started and the outputs switched to the conductive state one by one. The DR-outputs were switched off at the end of the preceding debounce cycle.





able 1 Cor	mmand matrix (X-DR)																					
CODE	X-I	INE	5						DR	-LIN	ES						COMMAND BITS					
NO.	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	5	4	3	2	1	0
0	•	-1						-1	•	1					1	1	0	0	0	0	0	0
1	•									•							0	0	0	0	0	1
2	•										٠						0	0	0	0	1	0
3	•											٠					0	0	0	0	1	1
4	•												٠				0	0	0	1	0	0
5	•													•			0	0	0	1	0	1
6	•														•		0	0	0	1	1	0
7	•															•	0	0	0	1	1	1
8		•							•								0	0	1	0	0	0
9		•								•							0	0	1	0	0	1
10		•									•						0	0	1	0	1	0
11		•										٠					0	0	1	0	1	1
12		•											٠				0	0	1	1	0	0
13		•												•			0	0	1	1	0	1
14		•													•		0	0	1	1	1	0
15		•														•	0	0	1	1	1	1
16			•						•								0	1	0	0	0	0
17			•							•							0	1	0	0	0	1
18			•								•	_					0	1	0	0	1	0
19			•									•	-				0	1	0	0	1	1
20			•										•				0	1	0	1	0	0
21			•											•			0	1	0	1	0	1
22 23			•												•	•	0	1	0	1	1	0
			•	•												•	0	1	0	1	1	1
24				•													0	1	1	0	0	0
25 26				-						•	•						0	1	1	0	0	1
26				-							•	•					0	1	1	0	1	0
27												•	•				0	1	1	0	1	1
28				•									•	•			0	1	1 1	י 1	0 0	0
29 30														•	•		0		1	-	1	1
30															•	•	0	1		1		0
31				•												•	U	1	1	1	1	1

Table 1 Command matrix (X-DR)

CODE	X-L	INE	S						DF	R-LIN	IES						COMMAND BITS					
NO.	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	5	4	3	2	1	0
32			_	_	•	-!		-	•	_					-		1	0	0	0	0	0
33					٠					•							1	0	0	0	0	1
34					٠						•						1	0	0	0	1	0
35					٠							٠					1	0	0	0	1	1
36					٠								•				1	0	0	1	0	0
37					٠									•			1	0	0	1	0	1
38					•										•		1	0	0	1	1	0
39					٠											٠	1	0	0	1	1	1
40						•			•								1	0	1	0	0	0
41						٠				•							1	0	1	0	0	1
42						٠					٠						1	0	1	0	1	0
43						٠						٠					1	0	1	0	1	1
44						٠							•				1	0	1	1	0	0
45						٠								•			1	0	1	1	0	1
46						•									•		1	0	1	1	1	0
47						٠										•	1	0	1	1	1	1
48							•		•								1	1	0	0	0	0
49							٠			•							1	1	0	0	0	1
50							٠				•						1	1	0	0	1	0
51							٠					٠					1	1	0	0	1	1
52							٠						•				1	1	0	1	0	0
53							•							•			1	1	0	1	0	1
54							٠								•		1	1	0	1	1	0
55							•									•	1	1	0	1	1	1
56								•	•								1	1	1	0	0	0
57								٠		•							1	1	1	0	0	1
58								٠			٠						1	1	1	0	1	0
59								٠				٠					1	1	1	0	1	1
60								٠					•				1	1	1	1	0	0
61								٠						•			1	1	1	1	0	1
62								٠							•		1	1	1	1	1	0
63								•	_							•	1	1	1	1	1	1

Philips Semiconductors

Table 2 Sys	stem	n mat	rix (Z	Z-DR)					-												
SYST.	Z-L	INE	S						DR	-LIN	ES						SY	STE	M BI	TS	
NO.	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	4	3	2	1	0
0	•	•	•	•	·		•	•	•	•	•	·		ł		•	0	0	0	0	0
1	•									•							0	0	0	0	1
2	•										•						0	0	0	1	0
3	•											٠					0	0	0	1	1
4	•												•				0	0	1	0	0
5	•													•			0	0	1	0	1
6	•														•		0	0	1	1	0
7	•															•	0	0	1	1	1
8		•							•								0	1	0	0	0
9		•								•							0	1	0	0	1
10		•									•						0	1	0	1	0
11		•										•					0	1	0	1	1
12		•											•				0	1	1	0	0
13		•												•			0	1	1	0	1
14		•													•		0	1	1	1	0
15		•														•	0	1	1	1	1
16			٠						•								1	0	0	0	0
17			•							•							1	0	0	0	1
18			•								•						1	0	0	1	0
19			•									•					1	0	0	1	1
20			•										•				1	0	1	0	0
21			•											•			1	0	1	0	1
22			•												•		1	0	1	1	0
23			•													•	1	0	1	1	1
24				•					•								1	1	0	0	0
25				•						•							1	1	0	0	1
26				•							•						1	1	0	1	0
27				٠								٠					1	1	0	1	1
28				٠									٠				1	1	1	0	0
29				٠										٠			1	1	1	0	1
30				٠											•		1	1	1	1	0
31				•												•	1	1	1	1	1

Table 2 System matrix (7 DP)

SAA3010

Combined system mode (SSM is LOW)

The X and Z sense inputs have p-channel pull-up transistors, so that they are HIGH, until pulled LOW by connecting them to an output as the result of a key operation. Legal operation of a key in the X-DR or Z-DR matrix will start the debounce cycle, once key contact has been established for 18 bit-times without interruption, the oscillator enable signal is latched and the key may be released. An interruption within the 18 bit-time period resets the device.

At the end of the debounce cycle the DR-outputs are switched off and two scan cycles are started, that switch on the DR-lines one by one. When a Z- or X-input senses a low level, a latch enable signal is fed to the system (Z-input) or command (X-input) latches.

After latching a system number the device will generate the last command (i.e. all command bits logic 1) in the chosen system for as long as the key is operated. Latching of a command number causes the chip to generate this command together with the system number memorized in the system latch. Releasing the key will reset the device if no data is to be transmitted at the time. Once transmission has started the code will complete to the end.

Single system mode (SSM is HIGH)

In the single system mode, the X-inputs will be HIGH as in the combined system mode. The Z-inputs will be disabled by having their pull-up transistors switched off; a wired connection in the Z-DR matrix provides the system code. Only legal key operation in the X-DR matrix will start the debounce cycle, once key contact has been established for 18 bit-times without interruption the oscillator enable signal is latched and the key may be released. An interruption within the 18 bit-time period resets the internal action.

At the end of the debounce cycle the pull-up transistors in the X-lines are switched off and those in the Z-lines are switched on for the first scan cycle. The wired connection in the Z-matrix is then translated into a system number and memorized in the system latch. At the end of the first scan cycle the pull-up transistors in the Z-lines are switched off and the inputs are disabled again; the pull-up transistors in the X-lines are switched on. The second scan cycle produces the command number which, after being latched, is transmitted together with the system number.

Key release detection

An extra control bit is added which will be complemented after key release; this indicates to the decoder that the next code is a new command. This is important in the case where more digits need to be entered (channel numbers of Teletext or Viewdata pages). The control bit will only be complemented after the completion of at least one code transmission. The scan cycles are repeated before every code transmission, so that even with "take over" of key operation during code transmission the right system and command numbers are generated.

Reset action

The device will be reset immediately a key is released during:

- debounce time
- between two codes.

When a key is released during matrix scanning, a reset will occur if:

- a key is released while one of the driver outputs is in the low ohmic stage (logic 0)
- · a key is released before that key has been detected
- there is no wired connection in the Z-DR matrix when SSM is HIGH.

SAA3010

Oscillator

The OSC is the input/output for a 1-pin oscillator. The oscillator is formed by a ceramic resonator, TOKO CRK429, order code, 2422 540 98069 or equivalent. A resistor of 6.8 k Ω must be placed in series with the resonator. The resistor and resonator are grounded at one side.

Test

Initialization of the circuit is performed when TP1, TP2 and OSC are HIGH. All internal nodes are defined except for the LATCH. The latch is defined when a scan cycle is started by pulling down an X- or Z-input while the oscillator is running.

If the debounce cycle has been completed, the scan cycle can be completed 3×2^3 faster, by setting TP1 HIGH.

If the scan cycle has been completed, the contents of the latch can be read 3×2^7 faster by setting TP2 HIGH.

SAA3010

LIMITING VALUES

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	
Supply voltage range	V _{DD}	-0.5	8.5	V	
Input voltage range (note 1)	VI	-0.5	V _{DD} +0.5	V	
Output voltage range (note 1)	Vo	-0.5	V _{DD} +0.5	V	
Input current	l _l	_	±10	mA	
Output current	I _O	_	±10	mA	
Maximum power dissipation					
OSC output	Po	_	50	mW	
other outputs	Po	_	100	mW	
Total power dissipation	P _{tot}	_	200	mW	
Operating ambient temperature range	T _{amb}	-25	+85	°C	
Storage temperature range	T _{stg}	-55	+150	°C	

Note

1. V_{DD} +0.5 V must not exceed 9.0 V.

HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling, however, to be totally safe it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").

SAA3010

DC CHARACTERISTICS

 T_{amb} = –25 °C to +70 °C; V_{DD} = 2.0 to 7.0 V unless otherwise specified

PARAMETER	CONDITIONS	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage		V _{DD}	2.0	-	7.0	V
Quiescent supply current	note 1 $T_{amb} = 25 \text{ °C}; I_O = 0 \text{ mA at all}$ outputs; X0 to X7 and Z0 to Z3 at V _{DD} ; TP1, TP2, OSC at V _{SS} SSM at V _{SS} or V _{DD}	I _{DD}	-	-	10	μΑ
INPUTS						
Keyboard inputs X and Z with p-channel pull-up transistor						
Input current at each input	V _I = 0 V; TP1 = TP2 = SSM = LOW	-l _l	10	-	600	μA
Input voltage HIGH	note 2	V _{IH}	0.7V _{DD}	-	V_{DD}	V
Input voltage LOW	note 2	VIL	0	-	0.3V _{DD}	V
Input leakage current	T _{amb} = 25 °C; V _I = 7 V; TP1 = TP2 = HIGH	ILI	-	_	1	μA
Input leakage current	T _{amb} = 25 °C; V _I = 0 V; TP1 = TP2 = HIGH	-I _{LI}	-	-	1	μA
OSC						
Input leakage current	T _{amb} = 25 °C; V _I = 0 V; TP1 = TP2 = HIGH	-I _{LI}	-	_	2	μA
Input current	$T_{amb} = 25 \circ C; V_I = V_{DD}$	I _{OSC}	4.5	_	30	μA
SSM, TP1, TP2						
Input voltage HIGH		VIH	0.7V _{DD}	_	V _{DD}	V
Input voltage LOW		VIL	0	_	0.3V _{DD}	V
Input leakage current	T _{amb} = 25 °C; V _I = 7.0 V	ILI	-	_	1	μA
Input leakage current	$T_{amb} = 25 \ ^{\circ}C; V_{I} = 0 \ V$	-I _{LI}	_	_	1	μA

SAA3010

PARAMETER	CONDITIONS	SYMBOL	MIN.	TYP.	MAX.	UNIT
OUTPUTS						
DATA, MDATA						
Output voltage HIGH	I _{OH} = -0.4 mA	V _{OH}	V _{DD} -0.3	-	_	V
Output voltage LOW	I _{OL} = 0.6 mA	V _{OL}	_	_	0.3	V
Output leakage current	V _O = 7.0 V	+I _{LO}	-	_	10	μA
	$V_O = 7.0$ V; $T_{amb} = 25$ °C	+I _{LO}	_	_	1	μA
	$V_{O} = 0 V$	-I _{LO}	-	_	20	μA
	$V_O = 0 V; T_{amb} = 25 °C$	-I _{LO}	-	-	2	μA
DR0 TO DR7						
Output voltage low	I _{OL} = 0.3 mA	V _{OL}	_	_	0.3	V
Output leakage current	V _O = 7.0 V	+I _{LO}	_	_	10	μA
	V_{O} = 7.0 V; T_{amb} = 25 °C	+I _{LO}	-	-	1	μA

Notes to the DC characteristics

1. Quiescent supply current measurement must be preceded by the initialization procedure described in the "Test" section.


2. This DC test condition protects the AC performance of the output. The DC current requirements in the actual applications are lower.


SAA3010

AC CHARACTERISTICS

 T_{amb} = –25 to +85 °C; V_{DD} = 2.0 to 7.0 V unless otherwise stated.


PARAMETER	CONDITIONS	SYMBOL	MIN.	TYP.	MAX.	UNIT
Oscillator frequency	C _L = 160 pF; Figs 6 and 7					
operational		f _{OSC}	-	_	450	kHz
free-running		f _{OSC}	10	_	120	kHz





PACKAGE OUTLINES

DIP28: plastic dual in-line package; 28 leads (600 mil)



OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT117-1	051G05	MO-015AH				92-11-17 95-01-14

SAA3010

SOT117-1

